



DAC712

16-BIT DIGITAL-TO-ANALOG CONVERTER With 16-Bit Bus Interface

FEATURES

- HIGH-SPEED 16-BIT PARALLEL DOUBLE-BUFFERED INTERFACE
- VOLTAGE OUTPUT: ±10V
- 13-, 14-, AND 15-BIT LINEARITY GRADES
- 16-BIT MONOTONIC OVER TEMPERATURE (L GRADE)
- POWER DISSIPATION: 600mW max
- GAIN AND OFFSET ADJUST: Convenient for Auto-Cal D/A Converters
- 28-LEAD DIP AND SOIC PACKAGES

DESCRIPTION

DAC712 is a complete 16-bit resolution D/A converter with 16 bits of monotonicity over temperature.


DAC712 has a precision $\pm 10V$ temperature compensated voltage reference, $\pm 10V$ output amplifier and 16-bit port bus interface.

The digital interface is fast, 60ns minimum write pulse width, is double-buffered and has a CLEAR function that resets the analog output to bipolar zero.

GAIN and OFFSET adjustment inputs are arranged so that they can be easily trimmed by external D/A converters as well as by potentiometers.

DAC712 is available in two linearity error performance grades: $\pm 4LSB$ and $\pm 2LSB$ and three differential linearity grades: $\pm 4LSB$, $\pm 2LSB$, and $\pm 1LSB$. The DAC712 is specified at power supply voltages of $\pm 12V$ and $\pm 15V$.

DAC712 is packaged in a 28-pin 0.3" wide plastic DIP and in a 28-lead wide-body plastic SOIC. The DAC712P, U, PB, UB, are specified over the -40° C to +85°C temperature range and the DAC712PK, UK, PL, UL are specified over the 0°C to +70°C range.



Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

ELECTRICAL

At $T_A = 25^{\circ}C$, $+V_{CC} = +12V$ and +15V, $-V_{CC} = -12V$ and -15V, unless otherwise noted.

| INPUT Implement Im | | | DAC712P, U | | | DAC712PB, U | В | |
|--|---|--------|------------|-----------------------|-----|-------------|------|---------|
| RESOLUTION 16 * # Bits Input Code Binary Twi's Complement * * Herein Val. 0 +Vac_1 + 0.5 * * * Val. 0 +2.0 +Vac_1 + 0.5 * * * * Val. * * Val. * Val. * Val. * * Val. * Val. * Val. * Val. * Val. * Val. * * Val. * * Val. * * * * * * | PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| DIGITAL INPUTS Input Code Logic Levels ⁽¹⁾ Binary Two's Complement * Logic Levels ⁽¹⁾ +2.0 +4/0_0 - 1.4 * * * * V Lig(X = +2.7V) 0 +2.0 +4/0_0 - 1.4 * * * V Lig(X = +2.7V) 10 +2.0 +2.0 * * V V//////////////////////////////////// | INPUT | - | | | | | | • |
| Input Code Binary Two's Complement * * Vist +2.0 +4/0,0 4/0,0 * * V Vist -2.0 +4/0,0 210 * * V L(N = +0.4/Y) 0 210 * * V * V L(N = +0.4/Y) 1 210 * * V * V Linearity Error -< | RESOLUTION | | 16 | | | * | | Bits |
| Logic Levels ⁽¹⁾ +2.0 +V _c -1.4 * * * V $V_{t_c}(V_{t}^{+}+2.7V)$ 0 40.8 * * V_{t_c} $L_{t_c}(V_{t}^{+}+2.7V)$ 1 1 * * μ A ACURACY 1 10 * * μ A Internity Error 14 -2.4 LSB 124 LSB Task To Tax 13 0.1 14 -2.4 LSB Internity Error 1.3 0.1 * * % FSR^N Task To Tax 1.3 0.1 * * % FSR^N Internity Corr 1.3 0.1 * * % FSR^N Power Supply Sensitivity Of Full Scale: -0.00 * % FSR^N % FSR^N DVAMIC PERFORMANCE - - - * % FSR^N DVAMIC Stapp 6 * * 10 µ Task To Tax 0.03 * * % % | DIGITAL INPUTS | | | | | | | |
| Logic Levels ⁽¹⁾ +2.0 +V _c -1.4 * * * V $V_{t_c}(V_{t}^{+}+2.7V)$ 0 40.8 * * V_{t_c} $L_{t_c}(V_{t}^{+}+2.7V)$ 1 1 * * μ A ACURACY 1 10 * * μ A Internity Error 14 -2.4 LSB 124 LSB Task To Tax 13 0.1 14 -2.4 LSB Internity Error 1.3 0.1 * * % FSR^N Task To Tax 1.3 0.1 * * % FSR^N Internity Corr 1.3 0.1 * * % FSR^N Power Supply Sensitivity Of Full Scale: -0.00 * % FSR^N % FSR^N DVAMIC PERFORMANCE - - - * % FSR^N DVAMIC Stapp 6 * * 10 µ Task To Tax 0.03 * * % % | Input Code | Binary | Two's Comp | lement | | * | | |
| VL is (V) = 42.70 / is (V) = 42.40 0 40.8 ± * * V is (V) = 40.40 ACUBACY Linearity Error 10 - * is (V) = 40.40 Chean View Demonstration and View Demonstration of View Demonstration of View Demonstration of View Demonstration of View Demonstration of View Demonstration of View Demonstration of View Demonstration of View Demonstration of View Demonstration of View Demonstration of View De | Logic Levels ⁽¹⁾ | | | | | | | |
| VL is (V) = 42.70 / is (V) = 42.40 0 40.8 ± * * V is (V) = 40.40 ACUBACY Linearity Error 10 - * is (V) = 40.40 Chean View Demonstration and View Demonstration of View Demonstration of View Demonstration of View Demonstration of View Demonstration of View Demonstration of View Demonstration of View Demonstration of View Demonstration of View Demonstration of View Demonstration of View De | V _{IH} | +2.0 | | +V _{CC} -1.4 | * | | * | V |
| I _k (V) +0.4') ±10 * μA ACCURACY Linearity Error - - - - - Linearity Error - | | 0 | | | * | | * | V |
| TRANSFER CHARACTERISTICS Image Transfer Character Construction Image Transfer Character | $I_{\rm IH} (V_{\rm I} = +2.7 V)$ | | | ±10 | | | * | μA |
| ACCURACY Intensity Error 14 12 LSB LSB LSB LSB LSB LSB LSB LSB LSB LSB | $I_{IL} (V_I = +0.4V)$ | | | ±10 | | | * | μA |
| Linearby Error Twas to Twas Differential Linearity Error Twas to Twas Differential Linearity Error Twas to Twas Border Zero Error ⁽⁵⁾ Twas to Twas Border Zero Error ⁽⁵⁾ Tans to Twas Power Supply Sensitivity Of Full Scale: DO TAMIC PERFORMANCE Setting Time (to -0.003%FSR, 5Ka) 500 FL Load) ⁽⁴⁾ 20 Output Step Dower Supply Sensitivity Of Full Scale: DO TAMIC PERFORMANCE Setting Time (to -0.003%FSR, 5Ka) 500 FL Load) ⁽⁴⁾ 20 Output Step Dower Supply Sensitivity Of Full Scale: DO TAMIC PERFORMANCE Setting Time (to -0.003%FSR, 5Ka) 500 FL Load) ⁽⁴⁾ 20 Output Step Tall Status Dower Supply Sensitivity Of Full Scale: DO TAMIC PERFORMANCE Setting Time (to -0.003%FSR, 5Ka) 500 FL Load) ⁽⁴⁾ 20 Output Step DO TAMIC PERFORMANCE Setting Time (to -0.003%FSR, 5Ka) 500 FL Load) ⁽⁴⁾ 20 Output Step 50 Output Step 1 LSB Output Step 50 Output Step 1 LSB Output Step 50 Output Step | TRANSFER CHARACTERISTICS | 1 | | | | | | 1 |
| Linearby Error Twas to Twas Differential Linearity Error Twas to Twas Differential Linearity Error Twas to Twas Border Zero Error ⁽⁵⁾ Twas to Twas Border Zero Error ⁽⁵⁾ Tans to Twas Power Supply Sensitivity Of Full Scale: DO TAMIC PERFORMANCE Setting Time (to -0.003%FSR, 5Ka) 500 FL Load) ⁽⁴⁾ 20 Output Step Dower Supply Sensitivity Of Full Scale: DO TAMIC PERFORMANCE Setting Time (to -0.003%FSR, 5Ka) 500 FL Load) ⁽⁴⁾ 20 Output Step Dower Supply Sensitivity Of Full Scale: DO TAMIC PERFORMANCE Setting Time (to -0.003%FSR, 5Ka) 500 FL Load) ⁽⁴⁾ 20 Output Step Tall Status Dower Supply Sensitivity Of Full Scale: DO TAMIC PERFORMANCE Setting Time (to -0.003%FSR, 5Ka) 500 FL Load) ⁽⁴⁾ 20 Output Step DO TAMIC PERFORMANCE Setting Time (to -0.003%FSR, 5Ka) 500 FL Load) ⁽⁴⁾ 20 Output Step 50 Output Step 1 LSB Output Step 50 Output Step 1 LSB Output Step 50 Output Step | ACCURACY | | | | | | | |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | | | | +4 | | | +2 | LSB |
| Differential Linearity Error Than to Tux: Data To Tux: San Error ¹⁰ 4.4 bits 30 14 bits 14 4.2 bits 14 LSB bits 14 San Error ¹⁰ Tux: to Tux: Bipolar Zaro Error ¹⁰ 13 bits 10.1 14 bits 10.2 14 bits 10.1 14 bits 10.1 14 bits 10.1 14 bits 10.1 14 bits 10.1 14 bits 10.1 14 bits 10.1 15 bits 10.1 15 bits 10.1 16 bits 10.1 16 bits 10.1 16 bits 10.1 16 bits 10.1 16 bits 10 bits 10 16 bits 10 bits 10 10 bits 10 bits 10 10 bits 10 bits 10 bits 10 10 bits 10 bi | | | | | | | | |
| Town to Town 28 14 24 LSB Gain Error ¹⁰ 10.1 40.1 40.1 % Town to Town 10.2 10.1 % % Bipolar Zero Error ¹⁰ 20.1 20.1 % % mV Town to Town 10.2 10.1 % % mV Power Supply Sensitivity Of Full Scale: 20.03 10.2 10.15 % FSR/% Voc DVNAMIC PERFORMANCE 10.0 10.1 % % mV % Setting Time to 50003% FSR, SkQ 500pF Load) ⁽⁴⁾ 6 * % 10 µis 20V Output Step 6 * % 10 µis 10 µis 103 I Step (FSR SkG) 0.003 8 % % % % 10 µis 2004, tothy Step (FSR SkG) 0.003 3.0 * % % 10 µis 2014 List Output Step (FSR SkG) 0.0174, t_g = 100kHz 0.003 * % | | | | | | | | |
| Monomination Over Temp Gain Error ⁽¹⁾ 13 13 14 Bits 50.1 | | | | | | | | |
| Gain Enrofi ±0.1 | | 13 | | | 14 | | | |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | | +0.1 | | | +0.1 | |
| Bip Dignar Zerü Errort ⁽³⁾ Lot Lot Lot ** % FSRR ⁽²⁾ mV T _{MRI} to T _{MAX} +40 +20 -230 mV -230 mV Power Supply Sensitivity Of Full Scale: -20 +40 +30 ** % FSRR ⁽³⁾ Corr mV DYNAMIC PERFORMANCE | | | | | | | | |
| $\begin{array}{cccccccccccccccccccccccccccccccccccc$ | | | | | | | | |
| T _{MAN} to T _{MAX} ±0.2 ±40 ±0.2 ±40 ±0.15 ±40 % FSR ** % FSR ** <td>1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> | 1 | | | | | | | |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | TMIN to TMAY | | | | | | | |
| Power Supply Sensitivity Of Full Scale: i ±0.003 ±30 ± * % FSR% V _{CC} mpm FSR% V _{CC} DYNAMIC PERFORMANCE Setting Time (to ±0.003%FSR, SkΩ 500pF Load) ⁽⁴⁾ 6 * 10 # mpm FSR% V _{CC} DYNAMIC PERFORMANCE Setting Time (to ±0.003%FSR, SkΩ 500pF Load) ⁽⁴⁾ 6 * 10 µs 20V Output Step 6 * 10 µs V/µs Total Harmonic Distortion + Noise 0.005 * * % OdB, 1001Hz, fg = 100kHz 0.003 * % % -20dB, 1001Hz, fg = 100kHz 3.0 * % % Digital Feedthrough ⁽¹⁾ 2 * mV·s mV·s Digital Feedthrough ⁽²⁾ 15 * mV·s mV·s Digital Feedthrough ⁽²⁾ 110 * mA Q Output Vise Votage (Includes Reference) 120 * mA Q Output Visege Range +9.975 +10.000 * * Q Votage (Includes Reference) 1 * | MIN CO MAX | | | | | | | |
| Link ±30 * ppm FSR% V _{CC} DYNAMIC PERFORMANCE ±30 * ppm FSR% V _{CC} 20V Output Step 6 * 10 µs 20V Output Step 6 * 10 µs 1LSB Output Step 10 * V/µs V/µs Output Step 0.005 * * % -200B, 1001Hz, fg = 100kHz 0.005 * % % -200B, 1001Hz, fg = 100kHz 0.005 * % % -200B, 1001Hz, fg = 100kHz 3.0 * % MdB 0101Hz, fg = 100kHz 87 * MdB mV-s 0101Hz, fg = 100kHz 87 * MdB mV-s 0utput Voltage Clich Impulse ⁽⁵⁾ 15 * mV-s mV/Hz ANLOG OUTPUTO 120 * mV mV/S Output Uvalage Range ±10 * * M Short Circuit to ACOM, Duration Indefinite * M M | Power Supply Sensitivity Of Full Scale: | | | - | | | | |
| $ \begin{array}{ c c c c c c } \hline \text{DYNAMIC PERFORMANCE} \\ \text{Setting Time (to ±0.003\%FSR, 5kΩ 500pF Load)^{(4)} \\ \text{Setting Time (to ±0.003\%FSR, 5kΩ 500pF Load)^{(4)} \\ 1 LSB Output Step \\ 0 0,005 \\ 0 0,000 \\ 0 0$ | | | | | | | | |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | | 1 | | | | | | |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | | | | | | |
| 1 LSB Output Steprio 4 * is js Output Stew Rate 10 * Wills Wills OdB, 1001Hz, $f_s = 100 \text{KHz}$ 0.005 * % % -20dB, 1001Hz, $f_s = 100 \text{KHz}$ 3.0 * % % 1001Hz, $f_s = 100 \text{KHz}$ 3.0 * % % 1001Hz, $f_s = 100 \text{KHz}$ 87 * dB mV-s Digital Feedthrough ⁽⁶⁾ 15 * mV-s mV-s Output Vises Voltage (Includes Reference) 120 * mV-s mV//Hz ANALOG OUTPUT 120 * * MALOG OUTPUT Output Vidage Range -1 * * MA Voltupt Current 15 * mA Q Short Circuit to ACOM, Duration Indefinite * MA Q REFERENCE VOLTAGE +9.960 +10.040 * * Q Voltage Indevides Compo +11.4 +15 -16.5 * * MA Source Current 2 * * MA < | | | 6 | | | * | 10 | |
| Output Siew Rate 10 * V/µs Total Harmonic Distortion + Noise 0.005 * $^{\circ}$ OdB, 1001Hz, f _g = 100KHz 0.03 * $^{\circ}$ 20dB, 1001Hz, f _g = 100KHz 0.33 * $^{\circ}$ SINAD 3.0 * $^{\circ}$ 1001Hz, f _g = 100KHz 87 * dB Digital Feedbrough ⁽⁵⁾ 2 * mV-s Digital Feedbrough ⁽⁵⁾ 120 * mV-s Duptu Noise Voltage (Includes Reference) 120 * $^{\circ}$ ANALOG OUTPUT * * V V//Hz Output Voltage Range * * V V//Hz Short Circuit to ACOM, Duration * * V V Not residence 0.1 * * V Short Circuit to ACOM, Duration * * V V Yoltage : rV _{AC} * * * V Voltage : rV _{CC} * * * V <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>10</td> <td></td> | | | | | | | 10 | |
| Total Harmonic Distotion + Noise 0 | | | | | | | | |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | 10 | | | * | | v/µs |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | 0.005 | | | * | | 0/ |
| $\begin{array}{c c c c c c c } -60dB_1 \ 1001 \ Hz, f_S = 100 \ Hz \\ SINAD \\ 1001 \ Hz, f_S = 100 \ Hz \\ SINAD \\ 1001 \ Hz, f_S = 100 \ Hz \\ SINAD \\ 101 \ Hz, f_S = 100 \ Hz \\ SinAD \\ Digital Feed \ Hrough \ Sinad \\ Sinad \ S$ | | | | | | | | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | | | | | |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | 3.0 | | | * | | % |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | 07 | | | * | | dP |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | | | | | | |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | | | | | | |
| ANALOG OUTPUT Output Voltage Range $+V_{CC}, -V_{CC} \pm \pm 11.4V$ Output Lurrent Short Circuit to ACOM, Duration ± 10 ± 5 $*$ $*$ $*$ $*$ V MA M REFERENCE VOLTAGE Voltage Town to T_MAX Source Current Source Current Source Current Source Current Source Current Source Current T_{MN} to T_MAX $Output REQUIREMENTS$ $*10.025$ $*10.040$ $*10.040$ $*$ $*$ $*$ $*$ $*$ V M M POWER SUPPLY REQUIREMENTS Voltage : V_{CC} $-V_{CC}$ $+11.4$ -11.4 $+155$ -16.5 $*$ $*$ $*$ $*$ N M Voltage : V_{CC} $-V_{CC}$ -11.4 -125 -16.5 -16.5 $*$ $*$ $*$ $*$ N M Voltage : V_{CC} $-V_{CC}$ -11.4 -155 -16.5 -16.5 $*$ $*$ $*$ $*$ M M Voltage : V_{CC} $-V_{CC}$ -11.4 -155 -16.5 -16.5 $*$ $*$ $*$ $*$ M M Voltage : V_{CC} $-V_{CC}$ -11.4 -155 -16.5 $*$ $*$ $*$ $*$ $*$ M M Power Dissipation(6) -40 -60 $+85$ $+150$ $*$ $*$ $*$ $*$ $*$ $*$ DIP Package -40 -60 $+85$ $+150$ $*$ $*$ $*$ $*$ C C/W | | | | | | | | |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | 120 | | | ~ | | 110/112 |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | | | | | |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | | 140 | | | | | | |
| $\begin{array}{c c c c c c c } \mbox{Output Impedance} & 0.1 & 0.$ | | | | | | | | |
| Short Circuit to ACOM, DurationIndefinite**REFERENCE VOLTAGE Voltage $+9.975$ T_{MIN} to T_{MAX} $+9.975$ $+9.960$ $+10.025$ $+10.040$ $*$ $*$ $*$ V Time to T_{MAX} $+9.975$ $+9.960$ $+10.025$ $+10.040$ $*$ $*$ V V Output Resistance Source Current1 $*$ $*$ Ω Ω Short Circuit to ACOM, DurationIndefinite $*$ M M M POWER SUPPLY REQUIREMENTS $-V_{CC}$ $+11.4$ $-V_{CC}$ $+11.4$ -11.4 $+155$ -16.5 $*$ $*$ $*$ V Voltage: $+V_{CC}$ $-V_{CC}$ -11.4 $-V_{CC}$ -16.5 $*$ $*$ M M Power Dissipation(6) 13 15 525 $*$ $*$ mA M TEMPERATURE RANGES Storage -40 -60 $+85$ $+150$ $*$ $*$ $*$ $*$ C DIP Package -40 -60 75 $*$ $*$ $*$ $*$ $*$ C | • | ±5 | | | * | | | |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | | | | | | Ω |
| $\begin{array}{cccccccccccccccccccccccccccccccccccc$ | | | Indefinite | | | * | | |
| $\begin{array}{cccccccccccccccccccccccccccccccccccc$ | | | | | | | | |
| Output Restance Source Current Short Circuit to ACOM, Duration1* \Re Ω POWER SUPPLY REQUIREMENTSIndefinite**mAPOWER SUPPLY REQUIREMENTS+11.4+15+16.5***Voltage: +V _{CC} -V _{CC} -11.4-15-16.5***V-V _{CC} 1315**MAMA+V _{CC} -V _{CC} 2225**mA-V _{CC} 2225**mA-V _{CC} 525600**mA-V _{CC} -60+150***mADIP Package-40+85***°CDIP Package75****°C/W | | | +10.000 | | | * | | |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | | +9.960 | | +10.040 | * | | * | |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | • | | 1 | | | * | | |
| POWER SUPPLY REQUIREMENTS +11.4 +15 +16.5 * * * V $-V_{CC}$ -11.4 -15 -16.5 * * * V Current (No Load, ±15V Supplies) $+11.4$ -15 -16.5 * * * V $+V_{CC}$ $-V_{CC}$ 13 15 * * mA $-V_{CC}$ 22 25 * * mA Power Dissipation ⁽⁶⁾ 525 600 * * mW TEMPERATURE RANGES specification -40 $+85$ * * * °C Storage -60 $+150$ * * * °C DIP Package 75 * * °C/W °C/W | | 2 | | | * | | | mA |
| $\begin{array}{c ccccc} Voltage: +V_{CC} & +11.4 & +15 & +16.5 & * & * & * & V \\ -V_{CC} & -V_{CC} & -11.4 & -15 & -16.5 & * & * & * & V \\ Current (No Load, \pm15V Supplies) & +V_{CC} & 13 & 15 & * & * & mA \\ -V_{CC} & 22 & 25 & & * & * & mA \\ -V_{CC} & 525 & 600 & & & * & * & mA \\ \hline \textbf{Power Dissipation}^{(6)} & & 525 & 600 & & & & * & * & mA \\ \hline \textbf{TEMPERATURE RANGES} & & & & & & & & & & & & & & & & & & &$ | | | Indefinite | | | * | | ļ |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | POWER SUPPLY REQUIREMENTS | | | | | | | |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | Voltage: +V _{CC} | +11.4 | +15 | +16.5 | * | * | * | V |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | -V _{CC} | | | | | | | |
| $\begin{array}{ccccccc} & & & & & & & & & & & & & & & &$ | | | - | | | | | |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | 13 | 15 | | * | * | mA |
| Power Dissipation(6)525600**mWTEMPERATURE RANGESSpecification All Grades-40+85****Storage Thermal Coefficient θ_{JA} DIP Package-6075***°CThermal Coefficient θ_{JA} DIP Package75***°C/W | | | | | | | | |
| TEMPERATURE RANGES-40+85***°CSpecification All Grades-40+85***°CStorage Thermal Coefficient θ_{JA} DIP Package-6075***°C | Power Dissipation ⁽⁶⁾ | | | | | | | |
| Specification All Grades-40+85***°CStorage Thermal Coefficient θ_{JA} DIP Package-6075***°C | | 1 | - | | | | | |
| All Grades -40 $+85$ $*$ $*$ $*$ $^{\circ}C$ Storage -60 $+150$ $*$ $*$ $*$ $^{\circ}C$ Thermal Coefficient θ_{JA} DIP Package 75 $*$ $*$ $*$ $^{\circ}C/W$ | | | | | | | | |
| Storage Thermal Coefficient θ_{JA} DIP Package-60+150***°CThermal Coefficient θ_{JA} 75**°C/W | | _40 | | +85 | * | | * | °C |
| Thermal Coefficient θ _{JA} DIP Package 75 * °C/W | | | | | | | | |
| DIP Package 75 * °C/W | | _00 | | +130 | -^ | | -^ | |
| | | | 75 | | | _بر | | °C /// |
| | SOIC Package | | 75 | | | * | | °C/W |

 $\boldsymbol{\ast}$ Specifications are the same as grade to the left.

NOTES: (1) Digital inputs are TTL and +5V CMOS compatible over the specification temperature range. (2) FSR means Full Scale Range. For example, for a \pm 10V output, FSR = 20V. (3) Errors externally adjustable to zero. (4) Maximum represents the 3 σ limit. Not 100% tested for this parameter. (5) For the worst case code changes: FFFF_{HEX} to 0000_{HEX} and 0000_{HEX} to FFFF_{HEX}. These are Binary Two's Complement (BTC) codes. (6) Typical supply voltages times maximum currents.



SPECIFICATIONS

ELECTRICAL

At $T_{_A}$ = +25°C, +V $_{_{\rm CC}}$ = +12V and +15V, -V $_{_{\rm CC}}$ = -12V and -15V, unless otherwise noted.

| | | DAC712PK, U | к | DAC712PL, UL | | |] |
|---|--------|-------------------|------------------------|--------------|-----|-------|-----------------------|
| PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| INPUT | | 1 | | | | 1 | • |
| RESOLUTION | | 16 | | | * | | Bits |
| DIGITAL INPUTS | - | | | | | | |
| Input Code | Binar | I y Two's Comp | lement | | * | | |
| Logic Levels ⁽¹⁾ | Diridi | | | | | | |
| V _{IH} | +2.0 | | +V _{CC} - 1.4 | * | | * | V |
| V _{IL} | 0 | | +0.8 | * | | * | v |
| $I_{\rm IH} (V_{\rm I} = +2.7V)$ | | | ±10 | <i>i</i> , | | * | μÂ |
| $I_{\rm IL} (V_{\rm I} = +0.4 \text{V})$ | | | ±10 ±10 | | | * | μΑ |
| | | | 10 | | | ~ | μπ |
| | | | I | | | | |
| ACCURACY | | | | | | | |
| Linearity Error | | | ±2 | | | ±2 | LSB |
| T _{MIN} to T _{MAX} | | | ±2 | | | ±2 | LSB |
| Differential Linearity Error | | | ±2 | | | ±1 | LSB |
| T _{MIN} to T _{MAX} | | | ±2 | | | ±1 | LSB |
| Monotonicity Over Temp | 15 | | | 16 | | | Bits |
| Gain Error ⁽³⁾ | | | ±0.1 | | | * | % |
| T _{MIN} to T _{MAX} | | | ±0.15 | | | ±0.02 | % |
| Bipolar Zero Error ⁽³⁾ | | | ±0.1 | | | * | % FSR ⁽²⁾ |
| | | | ±20 | | | * | mV |
| T _{MIN} to T _{MAX} | | | ±0.15 | | | ±0.15 | % FSR |
| | | | ±30 | | | * | mV |
| Power Supply Sensitivity of Full Scale | | | ±0.003 | | | * | %FSR/% V _c |
| | | | ±30 | | | * | ppm FSR/% V |
| DYNAMIC PERFORMANCE | | | | | | | |
| Settling Time (to ±0.003%FSR, 5kΩ 500pF Load) ⁽⁴⁾ | | | | | | | |
| 20V Output Step | | 6 | 10 | | * | 10 | μs |
| 1LSB Output Step ⁽⁵⁾ | | 4 | | | * | | μs |
| Output Slew Rate | | 10 | | | * | | V/µs |
| Total Harmonic Distortion + Noise | | | | | | | |
| 0dB, 1001Hz, f _S = 100kHz | | 0.005 | | | * | | % |
| -20dB, 1001Hz, f _S = 100kHz | | 0.03 | | | * | | % |
| -60dB, 1001Hz, f _S = 100kHz | | 3.0 | | | * | | % |
| SINAD | | | | | | | |
| 1001Hz, f _S = 100kHz | | 87 | | | * | | dB |
| Digital Feedthrough ⁽⁵⁾ | | 2 | | | * | | nV–s |
| Digital-to-Analog Glitch Impulse ⁽⁵⁾ | | 15 | | | * | | nV–s |
| Output Noise Voltage (includes reference) | | 120 | | | * | | nV/√Hz |
| ANALOG OUTPUT | | | | | - | | |
| Output Voltage Range | | | | | | | |
| $+V_{CC}$, $-V_{CC} = \pm 11.4V$ | ±10 | | | * | | | V |
| Output Current | ±5 | | | * | | | mA |
| Output Impedance | | 0.1 | | -14 | * | | Ω |
| Short Circuit to ACOM, Duration | | Indefinite | | | * | | 52 |
| | | masmine | | | ~~ | | |
| | .0.075 | . 10 000 | 10.005 | | | | |
| Voltage | +9.975 | +10.000 | +10.025 | * | * | * | V |
| T _{MIN} to T _{MAX} | +9.960 | | +10.040 | * | | * | V |
| Output Resistance | | 1 | | | * | | Ω |
| Source Current | 2 | | | * | | | mA |
| Short Circuit to ACOM, Duration | | Indefinite | | | * | | |
| POWER SUPPLY REQUIREMENTS | | | | | | | |
| Voltage: +V _{CC} | +11.4 | +15 | +16.5 | * | * | * | V |
| -V _{CC} | -11.4 | -15 | -16.5 | * | * | * | V |
| Current (No Load, ±15V Supplies) | | | | | | | |
| +V _{CC} | | 13 | 15 | | * | * | mA |
| -V _{CC} | | 22 | 25 | | * | * | mA |
| Power Dissipation ⁽⁶⁾ | | 525 | 600 | | | * | mW |
| TEMPERATURE RANGES | | | | | | | |
| Specification | | | | | | | |
| All Grades | 0 | | +70 | * | | * | °C |
| Storage | -60 | | +150 | * | | * | °C |
| Thermal Coefficient, θ_{JA} | | | | | | | |
| DIP Package | | 75 | | | * | | °C/W |
| | | 75 | 1 | | * | 1 | °C/W |

* Same specification as grade to the left.

NOTES: (1) Digital inputs are TTL and +5V CMOS compatible over the specification temperature range. (2) FSR means Full Scale Range. For example, for a \pm 10V output, FSR = 20V. (3) Errors externally adjustable to zero. (4) Maximum represents the 3 σ limit. Not 100% tested for this parameter. (5) For the worst case code changes: FFFF_{HEX} to 0000_{HEX} and 0000_{HEX} to FFFF_{HEX}. These are Binary Two's Complement (BTC) codes. (6) Typical supply voltages times maximum currents.



DAC712

ABSOLUTE MAXIMUM RATINGS

| +V _{CC} to COMMON 0V, +17V -V _{CC} to COMMON 0V, -17V +V _{CC} to -V _{CC} 34V Digital Inputs to COMMON -1V to +V _{CC} -0.7V External Voltage Applied to BPO and Range Resistors ±V _{CC} V _{REFOUT} Indefinite Short to COMMON V _{OUT} Indefinite Short to COMMON Power Dissipation 750mW Storage Temperature -60°C to +150°C L and Temperature (soldering, 10c) +30°C |
|--|
| Lead Temperature (soldering, 10s) +300°C |
| NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability. |

PACKAGE INFORMATION


| PRODUCT | PACKAGE | PACKAGE DRAWING NUMBER ⁽¹⁾ |
|----------|--------------|--|
| DAC712P | Plastic DIP | 246 |
| DAC712U | Plastic SOIC | 217 |
| DAC712PB | Plastic DIP | 246 |
| DAC712UB | Plastic SOIC | 217 |
| DAC712PK | Plastic DIP | 246 |
| DAC712UK | Plastic SOIC | 217 |
| DAC712PL | Plastic DIP | 246 |
| DAC712UL | Plastic SOIC | 217 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

ORDERING INFORMATION

| PRODUCT | TEMPERATURE RANGE | LINEARITY ERROR MAX at +25°C | DIFFERENTIAL LINEARITY ERROR MAX at +25°C |
|----------|----------------------|------------------------------------|---|
| DAC712P | -40°C to +85°C | ±4LSB | ±4LSB |
| DAC712U | -40°C to +85°C | ±4LSB | ±4LSB |
| DAC712PB | -40°C to +85°C | ±2LSB | ±2LSB |
| DAC712UB | -40°C to +85°C | ±2LSB | ±2LSB |
| DAC712PK | 0°C to +70°C | ±2LSB | ±2LSB |
| DAC712UK | 0°C to +70°C | ±2LSB | ±2LSB |
| DAC712PL | 0°C to +70°C | ±2LSB | ±1LSB |
| DAC712UL | 0°C to +70°C | ±2LSB | ±1LSB |

TIMING DIAGRAM



TIMING SPECIFICATIONS

| $T_A = -40^{\circ}$ C to +85°C, +V _{CC} = +12V or +15V, -V _{CC} = -12V or -15V. | | | | | | |
|---|--|-----|-----|-------|--|--|
| SYMBOL | PARAMETER | MIN | MAX | UNITS | | |
| t _{DW} | Data Valid to End of WR | 50 | | ns | | |
| t _{AW} | $\overline{A_0}$, $\overline{A_1}$ Valid to End of WR | 50 | | ns | | |
| t _{AH} | $\overline{A_0}$, $\overline{A_1}$ Hold after End of WR | 10 | | ns | | |
| t _{DH} | Data Hold after end of WR | 10 | | ns | | |
| t _{WP} ⁽¹⁾ | Write Pulse Width | 50 | | ns | | |
| t _{CP} | CLEAR Pulse Width | 200 | | ns | | |

NOTES: (1) For single-buffered operation, t_{WP} is 80ns min. Refer to page 10.

TRUTH TABLE

| $\overline{A_0}$ | $\overline{A_1}$ | WR | CLR | DESCRIPTION |
|------------------|------------------|---------------------------------|-----|---------------------|
| 0 | 1 | $1 \rightarrow 0 \rightarrow 1$ | 1 | Load Input Latch |
| 1 | 0 | $1 \rightarrow 0 \rightarrow 1$ | 1 | Load D/A Latch |
| 1 | 1 | $1 \rightarrow 0 \rightarrow 1$ | 1 | No Change |
| 0 | 0 | 0 | 1 | Latches Transparent |
| Х | Х | 1 | 1 | No Change |
| Х | Х | Х | 0 | Reset D/A Latch |




Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

DAC712

PIN CONFIGURATION



PIN DESCRIPTIONS


| PIN | LABEL | DESCRIPTION |
|-----|----------------------|---|
| 1 | DCOM | Power Supply return for digital currents. |
| 2 | ACOM | Analog Supply Return. |
| 3 | V _{OUT} | ±10V D/A Output. |
| 4 | Off Adj | Offset Adjust (Bipolar). |
| 5 | V _{REF OUT} | Voltage Reference Output. |
| 6 | Gain Adj | Gain Adjust. |
| 7 | +V _{CC} | +12V to +15V Supply. |
| 8 | -V _{CC} | -12V to -15V Supply. |
| 9 | CLR | CLEAR. Sets D/A output to BIPOLAR ZERO |
| | | (Active Low). |
| 10 | WR | Write (Active Low). |
| 11 | $\overline{A_1}$ | Enable for D/A latch (Active Low). |
| 12 | $\overline{A_0}$ | Enable for Input latch (Active Low). |
| 13 | D15 | Data Bit 15 (Most Significant Bit). |
| 14 | D14 | Data Bit 14. |
| 15 | D13 | Data Bit 13. |
| 16 | D12 | Data Bit 12. |
| 17 | D11 | Data Bit 11. |
| 18 | D10 | Data Bit 10. |
| 19 | D9 | Data Bit 9. |
| 20 | D8 | Data Bit 8. |
| 21 | D7 | Data Bit 7. |
| 22 | D6 | Data Bit 6. |
| 23 | D5 | Data Bit 5. |
| 24 | D4 | Data Bit 4. |
| 25 | D3 | Data Bit 3. |
| 26 | D2 | Data Bit 2. |
| 27 | D1 | Data Bit 1. |
| 28 | D0 | Data Bit 0 (Least Significant Bit). |

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



TYPICAL PERFORMANCE CURVES

At $T_A = +25^{\circ}C$, $V_{CC} = \pm 15V$, unless otherwise noted.





Time (1µs/div)

-1000

-1500 -2000 -2500 10

1

1

10

100

1k

Frequency (Hz)

10k

100k

1M

10M

DISCUSSION OF SPECIFICATIONS

LINEARITY ERROR

Linearity error is defined as the deviation of the analog output from a straight line drawn between the end points of the transfer characteristic.

DIFFERENTIAL LINEARITY ERROR

Differential linearity error (DLE) is the deviation from 1LSB of an output change from one adjacent state to the next. A DLE specification of $\pm 1/2$ LSB means that the output step size can range from 1/2LSB to 3/2LSB when the digital input code changes from one code word to the adjacent code word. If the DLE is more positive than -1LSB, the D/A is said to be monotonic.

MONOTONICITY

A D/A converter is monotonic if the output either increases or remains the same for increasing digital input values. Monotonicity of DAC712 is guaranteed over the specification temperature range to 13, 14, 15, and 16 bits for performance grades DAC712P/U, DAC712PB/UB, DAC712PK/ UK, and DAC712PL/UL respectively.

SETTLING TIME

Settling time is the total time (including slew time) for the D/A output to settle to within an error band around its final value after a change in input. Settling times are specified to within $\pm 0.003\%$ of Full Scale Range (FSR) for an output step change of 20V and 1LSB. The 1LSB change is measured at the Major Carry (FFFF_{HEX} to 0000_{HEX} , and 0000_{HEX} to FFFF_{HEX}: BTC codes), the input transition at which worst-case settling time occurs.

TOTAL HARMONIC DISTORTION + NOISE

Total harmonic distortion + noise is defined as the ratio of the square root of the sum of the squares of the values of the harmonics and noise to the value of the fundamental frequency. It is expressed in % of the fundamental frequency amplitude at sampling rate f_s .

SIGNAL-TO-NOISE AND DISTORTION RATIO (SINAD)

SINAD includes all the harmonic and outstanding spurious components in the definition of output noise power in addition to quantizing and internal random noise power. SINAD is expressed in dB at a specified input frequency and sampling rate, f_S .

DIGITAL-TO-ANALOG GLITCH IMPULSE

The amount of charge injected into the analog output from the digital inputs when the inputs change state. It is measured at half scale at the input codes where as many as possible switches change state—from $7FFF_{HEX}$ to 8000_{HEX} .

DIGITAL FEEDTHROUGH

When the A/D is not selected, high frequency logic activity on the digital inputs is coupled through the device and shows up as output noise. This noise is digital feedthrough.

OPERATION

DAC712 is a monolithic integrated-circuit 16-bit D/A converter complete with 16-bit D/A switches and ladder network, voltage reference, output amplifier and microprocessor bus interface.

INTERFACE LOGIC

DAC712 has double-buffered data latches. The input data latch holds a 16-bit data word before loading it into the second latch, the D/A latch. This double-buffered organization permits simultaneous update of several D/A converters. All digital control inputs are active low. Refer to block diagram of Figure 1.

All latches are level-triggered. Data present when the enable inputs are logic "0" will enter the latch. When the enable inputs return to logic "1", the data is latched.

The $\overline{\text{CLR}}$ input resets both the input latch and the D/A latch to give a bipolar zero output.

LOGIC INPUT COMPATIBILITY

DAC712 digital inputs are TTL compatible (1.4V switching level) with low leakage, high impedance inputs. Thus the inputs are suitable for being driven by any type of 5V logic such as 5V CMOS logic. An equivalent circuit of a digital input is shown in Figure 2.

Data inputs will float to logic "0" and control inputs will float to logic "0" if left unconnected. It is recommended that any unused inputs be connected to DCOM to improve noise immunity.

Digital inputs remain high impedance when power is off.

INPUT CODING

DAC712 is designed to accept positive-true binary two's complement (BTC) input codes which are compatible with bipolar analog output operation. For bipolar analog output configuration, a digital input of $7FF_{HEX}$ gives a plus full scale output, 8000_{HEX} gives a minus full scale output, and 0000_{HEX} gives bipolar zero output.

INTERNAL REFERENCE

DAC712 contains a +10V reference.

The reference output may be used to drive external loads, sourcing up to 2mA. The load current should be constant, otherwise the gain and bipolar offset of the converter will vary.






FIGURE 1. DAC712 Block Diagram.




FIGURE 2. Equivalent Circuit of Digital Inputs.

OUTPUT VOLTAGE SWING

The output amplifier of DAC712 is committed to a $\pm 10V$ output range. DAC712 will provide a $\pm 10V$ output swing while operating on $\pm 11.4V$ or higher voltage supplies.

GAIN AND OFFSET ADJUSTMENTS

Figure 3 illustrates the relationship of offset and gain adjustments for a bipolar connected D/A converter. Offset should be adjusted first to avoid interaction of adjustments. See Table I for calibration values and codes. These adjustments have a minimum range of $\pm 0.3\%$.




FIGURE 3. Relationship of Offset and Gain Adjustments.

Offset Adjustment

Apply the digital input code that produces the maximum negative output voltage and adjust the offset potentiometer or the offset adjust D/A converter for -10V.



| DAC712 CALIBRATION VALUES 1 LEAST SIGNIFICANT BIT = 305μV | | | | | | |
|--|-------------------------|--------------------|--|--|--|--|
| DIGITAL INPUT CODE BINARY TWO'S COMPLEMENT, BTC | ANALOG OUTPUT (V) | DESCRIPTION | | | | |
| 7FFF _H | +9.999695 | + Full Scale –1LSB | | | | |
| 4000 _H | +5.000000 | 3/4 Scale | | | | |
| 0001 _H | +0.000305 | BPZ + 1LSB | | | | |
| 0000 _H | 0.000000 | Bipolar Zero (BPZ) | | | | |
| FFFF _H | -0.000305 | BPZ – 1LSB | | | | |
| C000 _H | -5.000000 | 1/4 Scale | | | | |
| 8000 _H | -10.00000 | Minus Full Scale | | | | |

TABLE I. Digital Input and Analog Output Voltage Calibration Values.

Gain Adjustment

Apply the digital input that gives the maximum positive voltage output. Adjust the gain potentiometer or the gain adjust D/A converter for this positive full scale voltage.

INSTALLATION

GENERAL CONSIDERATIONS

Due to the high-accuracy of these D/A converters, system design problems such as grounding and contact resistance become very important. A 16-bit converter with a 20V full-scale range has a 1LSB value of 305μ V. With a load current of 5mA, series wiring and connector resistance of only $60m\Omega$ will cause a voltage drop of 300μ V. To understand what this means in terms of a system layout, the resistivity of a typical 1 ounce copper-clad printed circuit board is 1/2 m Ω per square. For a 5mA load, a 10 milli-inch wide printed circuit conductor 60 milli-inches long will result in a voltage drop of 150μ V.

The analog output of DAC712 has an LSB size of 305μ V (–96dB). The noise floor of the D/A must remain below this level in the frequency range of interest. The DAC712's noise spectral density (which includes the noise contributed by the internal reference,) is shown in the Typical Performance Curves section.

Wiring to high-resolution D/A converters should be routed to provide optimum isolation from sources of RFI and EMI. The key to elimination of RF radiation or pickup is small loop area. Signal leads and their return conductors should be kept close together such that they present a small capture cross-section for any external field. Wire-wrap construction is not recommended.

POWER SUPPLY AND REFERENCE CONNECTIONS

Power supply decoupling capacitors should be added as shown in Figure 4. Best performance occurs using a 1 to 10μ F tantalum capacitor at $-V_{CC}$. Applications with less




FIGURE 4. Power Supply Connections.

critical settling time may be able to use 0.01 μ F at $-V_{CC}$ as well as at $+V_{CC}$. The capacitors should be located close to the package.

DAC712 has separate ANALOG COMMON and DIGITAL COMMON pins. The current through DCOM is mostly switching transients and are up to 1mA peak in amplitude. The current through ACOM is typically 5µA for all codes.

Use separate analog and digital ground planes with a single interconnection point to minimize ground loops. The analog pins are located adjacent to each other to help isolate analog from digital signals. Analog signals should be routed as far as possible from digital signals and should cross them at right angles. A solid analog ground plane around the D/A package, as well as under it in the vicinity of the analog and power supply pins, will isolate the D/A from switching currents. It is recommended that DCOM and ACOM be connected directly to the ground planes under the package.

If several DAC712s are used or if DAC712 shares supplies with other components, connecting the ACOM and DCOM lines to together once at the power supplies rather than at each chip may give better results.

LOAD CONNECTIONS

Since the reference point for V_{OUT} and $V_{REF OUT}$ is the ACOM pin, it is important to connect the D/A converter load directly to the ACOM pin. Refer to Figure 5.

Lead and contact resistances are represented by R_1 through R_3 . As long as the load resistance R_L is constant, R_1 simply introduces a gain error and can be removed by gain adjustment of the D/A or system-wide gain calibration. R_2 is part of R_L if the output voltage is sensed at ACOM.

In some applications it is impractical to return the load to the ACOM pin of the D/A converter. Sensing the output voltage at the SYSTEM GROUND point is reasonable, because





there is no change in DAC712 ACOM current, provided that R_3 is a low-resistance ground plane or conductor. In this case you may wish to connect DCOM to SYSTEM GROUND as well.

GAIN AND OFFSET ADJUST

Connections Using Potentiometers

GAIN and OFFSET adjust pins provide for trim using external potentiometers. 15-turn potentiometers provide sufficient resolution. Range of adjustment of these trims is at least $\pm 0.3\%$ of Full Scale Range. Refer to Figure 6.

Using D/A Converters

The GAIN ADJUST and OFFSET ADJUST circuits of DAC712 have been arranged so that these points may be easily driven by external D/A converters. Refer to Figure 7. 12-bit D/A converters provide an OFFSET adjust resolution and a GAIN adjust resolution of 30μ V to 50μ V per LSB step.

Nominal values of GAIN and OFFSET occur when the D/A converters outputs are at approximately half scale, +5V.

OUTPUT VOLTAGE RANGE CONNECTIONS

The DAC712 output amplifier is connected internally for the $\pm 10V$ bipolar (20V) output range. That is, the bipolar offset resistor is connected to an internal reference voltage and the 20V range resistor is connected internally to V_{OUT}. DAC712 cannot be connected by the user for unipolar operation.

DIGITAL INTERFACE

BUS INTERFACE

DAC712 has 16-bit double-buffered data bus interface with control lines for easy interface to interface to a 16-bit bus. The double-buffered feature permits update of several D/As simultaneously.




FIGURE 5. System Ground Considerations for High-Resolution D/A Converters.



 $\overline{A_0}$ is the enable control for the DATA INPUT LATCH. $\overline{A_1}$ is the enable for the D/A LATCH. WR is used to strobe data into latches enabled by $\overline{A_0}$, and $\overline{A_1}$. Refer to the block diagram of Figure 1 and to Timing Diagram on page 3.

CLR sets the INPUT DATA LATCH to all zero and the D/A LATCH to a code that gives bipolar 0V at the D/A output.

SINGLE-BUFFERED OPERATION

To operate the DAC712 interface as a single-buffered latch, the DATA INPUT LATCH is permanently enabled by connecting $\overline{A_0}$ to DCOM. If $\overline{A_1}$ is not used to enable the

D/A, it should be connected to DCOM also. For this mode of operation, the width of \overline{WR} will need to be at least 80ns minimum to pass data through the DATA INPUT LATCH and into the D/A LATCH.

TRANSPARENT INTERFACE

The digital interface of the DAC712 can be made transparent by asserting $\overline{A_0}$, $\overline{A_1}$, and \overline{WR} LOW, and asserting \overline{CLR} HIGH.




FIGURE 6. Manual Offset and Gain Adjust Circuits.



DAC712

11




FIGURE 7. Gain and Offset Adjustment Using D/A Converters.

