

## **Very Low Power/Voltage CMOS SRAM** 512K X 16 bit (Single CE Pin)

BS616LV8017

## **■ FEATURES**

- Wide Vcc operation voltage: 2.4~5.5V
- · Very low power consumption :

Vcc = 3.0V C-grade: 30mA (@55ns) operating current I -grade: 31mA (@55ns) operating current C-grade: 24mA (@70ns) operating current I -grade: 25mA (@70ns) operating current 1.5uA (Typ.) CMOS standby current

Vcc = 5.0V C-grade: 75mA (@55ns) operating current I -grade: 76mA (@55ns) operating current C-grade: 60mA (@70ns) operating current I -grade: 61mA (@70ns) operating current 8.0uA (Typ.) CMOS standby current

· High speed access time :

-55 55ns -70 70ns

- Automatic power down when chip is deselected
- Three state outputs and TTL compatible

- Fully static operation
- Data retention supply voltage as low as 1.5V
- Easy expansion with CE and OE options
- I/O Configuration x8/x16 selectable by LB and UB pin

## **■ DESCRIPTION**

The BS616LV8017 is a high performance, very low power CMOS Static Random Access Memory organized as 524,288 words by 16 bits and operates from a wide range of 2.4V to 5.5V supply voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 1.5uA at 3V/25°C and maximum access time of 55ns at 3.0V/85°C Easy memory expansion is provided by an active LOW chip enable (CE) ,active LOW output enable(OE) and three-state output drivers.


The BS616LV8017 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The BS616LV8017 is available in 48B BGA and 44L TSOP2 packages.

## **■ PRODUCT FAMILY**


			SPEED	PC	WER DIS	SSIPATIO	N			
PRODUCT FAMILY	OPERATING	OPERATING Vcc TEMPERATURE RANGE		OPERATING Vcc (ns)		STANDBY (ICCSB1, Max)				PKG TYPE
FAMILY	IEMPERATURE	KANGE	55ns : 3.0~5.5V 70ns : 2.7~5.5V	Vcc=3V	Vcc=5V	Vcc=3V 70ns	Vcc=5V 70ns			
BS616LV8017EC	+0°C to +70°C	2.4V ~ 5.5V	55 / 70	E A	55uA	24mA	60mA	TSOP2-44		
BS616LV8017FC	+0 * 0 10 +70 * 0	2.40 ~ 5.50	55770	5uA	SSUA	24IIIA	OUITIA	BGA-48-0912		
BS616LV8017EI	7EI 40004 40500 0 40 5 50 55 470 40 A		10	10	10	104	10A 110A 25m.A	25 m A	C1 m A	TSOP2-44
BS616LV8017FI	$-40^{\circ}$ C to $+85^{\circ}$ C 2.	2.4V ~ 5.5V	55 / 70	10uA	110uA	25mA	61mA	BGA-48-0912		

## **■ PIN CONFIGURATIONS**



48-Ball CSP top View

## ■ BLOCK DIAGRAM



Brilliance Semiconductor, Inc. reserves the right to modify document contents without notice.



## **■ PIN DESCRIPTIONS**

Name	Function
A0-A18 Address Input	These 19 address inputs select one of the 524,288 x 16-bit words in the RAM.
CE Chip Enable Input	CE is active LOW. Chip enables must be active when data read from or write to the device. if chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when $\overline{WE}$ is HIGH and $\overline{OE}$ is LOW, output data will be present on the DQ pins; when $\overline{WE}$ is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when $\overline{OE}$ is inactive.
LB and UB Data Byte Control Input	Lower byte and upper byte data input/output control pins.
D0 - D15 Data Input/Output Ports	These 16 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power Supply
Vss	Ground

## **■ TRUTH TABLE**

MODE	CE	WE	ŌE	LB	ŪB	D0~D7	D8~D15	Vcc CURRENT
Not selected	Н	Х	Х	Х	Х	High Z	High Z	I <sub>CCSB</sub> , I <sub>CCSB1</sub>
(Power Down)	Х	Х	Х	Н	Н	High Z	High Z	Iccsb , Iccsb1
Output Disabled	L	Х	Х	Н	Ι	High Z	High Z	Icc
Output Disabled	L	Н	Н	Х	Х	High Z	High Z	Icc
				L	L	Dout	Dout	Icc
Read	L	Н	L	Н	L	High Z	Dout	Icc
				L	Н	Dout	High Z	Icc
				L	L	Din	Din	Icc
Write	L	L	Х	Н	L	Х	Din	Icc
				L	Н	Din	Х	Icc

## ■ ABSOLUTE MAXIMUM RATINGS(1)

ABSOLUTE MAXIMUM KATINGS								
SYMBOL	PARAMETER	RATING	UNITS					
VTERM	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V					
TBIAS	BIAS Temperature Under Bias -40 to +85		°C					
Tstg	Storage Temperature	-60 to +150	°C					
Рт	PT Power Dissipation		W					
lout	DC Output Current	20	mA					

<sup>1.</sup> Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## ■ OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	Vcc
Commercial	0°C to +70°C	2.4V ~ 5.5V
Industrial	-40° C to +85° C	2.4V ~ 5.5V

## ■ CAPACITANCE (1) (TA = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	VIN=0V	10	pF
CDQ	Input/Output Capacitance	VI/O=0V	12	pF

<sup>1.</sup> This parameter is guaranteed and not 100% tested.



## DC ELECTRICAL CHARACTERISTICS (TA = -40 to + 85°C)


PARAMETER NAME	PARAMETER	TEST CONDITIONS			MIN.	<b>TYP.</b> (1)	MAX.	UNITS
VIL	Guaranteed Input Low Voltage <sup>(3)</sup>	Vcc=3.0V Vcc=5.0V			-0.5		0.8	V
ViH	Guaranteed Input High Voltage <sup>(3)</sup>			Vcc=3.0V Vcc=5.0V	2.0		Vcc+0.3	٧
lıL	Input Leakage Current	Vcc = Max, V <sub>IN</sub> = 0	V to Vcc				1	uA
llo	Output Leakage Current	Vcc = Max, $\overline{CE}$ = V <sub>IH</sub> , or $\overline{OE}$ = V <sub>IH</sub> , V <sub>IO</sub> = 0V to Vcc					1	uA
Vol	Output Low Voltage	Vcc = Max, lot = 2	mA	Vcc=3.0V Vcc=5.0V			0.4	V
Voн	Output High Voltage	Vcc = Min, юн = -1	mA	Vcc=3.0V Vcc=5.0V	2.4			V
ICC (4)	Operating Power Supply	CE = VIL, IDQ = 0mA	70ns	Vcc=3.0V			25	A
ICC	Current	,F = Fmax <sup>(2)</sup>	70ns	Vcc=5.0V		-	61	mA
ICCSB	Standby Current -TTL	<u>CE</u> = V <sub>H</sub> .I □q = 0m/	^	Vcc=3.0V			1	mA
ICCOB	Glandby Guilent - ITE	CE - VIH, I DQ - UMA		Vcc=5.0V			2	ША
(5)	Standby Current CMOS	$\overline{\text{CE}} \ge \text{Vcc} - 0.2 \text{V},$		Vcc=3.0V		1.5	10	
ICC2B1	Standby Current-CMOS $V_{\text{N}} \ge V_{\text{CC}} - 0.2V$ or $V_{\text{IN}} \le 0.2V$		$V_{\text{IN}}{\leq}0.2V$	Vcc=5.0V		8.0	110	uA

## ■ DATA RETENTION CHARACTERISTICS (TA = -40 to + 85°C)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	<b>TYP.</b> (1)	MAX.	UNITS
$V_{DR}$	Vcc for Data Retention	$\label{eq:constraints} \begin{array}{ c c } \hline \overline{CE} \; \geq \; Vcc \;  \; 0.2V, \\ V_{\text{IN}} \; \geq \; Vcc \;  \; 0.2V \; \text{or} \; V_{\text{IN}} \; \leq \; 0.2V \end{array}$	1.5	1	1	V
I <sub>CCDR</sub> (3)	Data Retention Current	$\label{eq:continuous} \begin{array}{ c c } \hline \overline{CE} \; \geq \; Vcc \;  \; 0.2V, \\ V_{\text{IN}} \; \geq \; Vcc \;  \; 0.2V \; \text{or} \; V_{\text{IN}} \; \leq \; 0.2V \end{array}$		0.8	2.5	uA
t <sub>CDR</sub>	Chip Deselect to Data Retention Time	See Retention Waveform	0			ns
t <sub>R</sub>	Operation Recovery Time		T <sub>RC</sub> (2)			ns

<sup>1.</sup> Vcc = 1.5V,  $T_A = + 25^{\circ}C$ 2. t<sub>RC</sub> = Read Cycle Time

## ■ LOW V<sub>CC</sub> DATA RETENTION WAVEFORM ( Œ Controlled )



R0201-BS616LV8017 Revision 2.1 3 Jan. 2004

Typical characteristics are at TA = 25°C.
 Fmax = 1/t<sub>RC</sub>.
 These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.

<sup>4.</sup> Icc\_Max. is 31mA(@3.0V)/76mA(@5.0V) under 55ns operation. 5.IccsB1 is 5uA/55uA at Vcc=3.0V/5.0V and Ta=70°C.

<sup>3.</sup> IccDR(Max.) is 1.3uA at Ta=70°C.



## ■ AC TEST CONDITIONS

(Test Load and Input/Output Reference)

Input Pulse Levels	Vcc / 0V
Input Rise and Fall Times	1V/ns
Input and Output Timing Reference Level	0.5Vcc
Output Load	$C_L = 30pF+1TTL$ $C_L = 100pF+1TTL$

## **■ KEY TO SWITCHING WAVEFORMS**

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
$\times\!\!\times\!\!\times$	DON'T CARE: ANY CHANGE PERMITTED	CHANGE : STATE UNKNOWN
$\longrightarrow$	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF "STATE

## ■ AC ELECTRICAL CHARACTERISTICS (TA = -40 to + 85°C)

## **READ CYCLE**

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION			$c = 2.7 \sim 5$		Vcc	E TIME c = 3.0~5 TYP.		UNIT
t <sub>avax</sub>	<b>t</b> <sub>rc</sub>	Read Cycle Time		70			55			ns
t <sub>avqv</sub>	t <sub>AA</sub>	Address Access Time				70			55	ns
t <sub>elqv</sub>	t <sub>acs</sub>	Chip Select Access Time	(CE)			70			55	ns
t <sub>BA</sub>	<b>t</b> <sub>BA</sub> (1)	Data Byte Control Access Time	$(\overline{LB},\overline{UB})$			35	-		30	ns
t <sub>GLQV</sub>	t <sub>oe</sub>	Output Enable to Output Valid				35	-		30	ns
t <sub>ELQX</sub>	t <sub>cLZ</sub>	Chip Select to Output Low Z	(CE)	10			10			ns
t <sub>BE</sub>	t <sub>BE</sub>	Data Byte Control to Output Low Z	(LB,UB)	5			5			ns
t <sub>GLQX</sub>	t <sub>oLZ</sub>	Output Enable to Output in Low Z		5			5			ns
t <sub>ehQZ</sub>	t <sub>cHZ</sub>	Chip Deselect to Output in High Z	(CE)			35			30	ns
t <sub>bdo</sub>	<b>t</b> <sub>bdo</sub>	Data Byte Control to Output High Z	$(\overline{LB},\overline{UB})$			35			30	ns
<b>t</b> <sub>GHQZ</sub>	t <sub>onz</sub>	Output Disable to Output in High Z				30			25	ns
t <sub>axox</sub>	t <sub>oн</sub>	Data Hold from Address Change		10			10			ns


## NOTE:

tBA is 70ns/55ns (@speed=70ns/55ns) without address toggle .

<sup>1.</sup> tba is 35ns/30ns (@speed=70ns/55ns) with address toggle.



## ■ SWITCHING WAVEFORMS (READ CYCLE)



- 1. WE is high in read Cycle.
- Device is continuously selected when CE = V<sub>IL</sub>
   Address valid prior to or coincident with CE transition low.
- 4. <del>OE</del> = V<sub>IL</sub> .
- 5. The parameter is guaranteed but not 100% tested.




# ■ AC ELECTRICAL CHARACTERISTICS (TA = -40 to + 85°C) WRITE CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	Vc	c = 2.7~	: 70ns 5.5V MAX.		E TIME = 3.0~5 TYP.	.5V	UNIT
t	t <sub>wc</sub>	Write Cycle Time	70			55			ns
t <sub>e1LWH</sub>	t <sub>cw</sub>	Chip Select to End of Write	70			55			ns
t <sub>avwl</sub>	t <sub>as</sub>	Address Setup Time	0			0			ns
t <sub>avwh</sub>	t <sub>aw</sub>	Address Valid to End of Write	70	-		55		-	ns
t <sub>wLWH</sub>	t <sub>wP</sub>	Write Pulse Width	35			30		-	ns
t <sub>whax</sub>	$\mathbf{t}_{WR}$	Write recovery Time $(\overline{CE}, \overline{WE})$	0	-		0		-	ns
t <sub>BW</sub>	t <sub>вw</sub> <sup>(1)</sup>	Date Byte Control to End of Write $(\overline{LB}, \overline{UB})$	30			25			ns
t <sub>wLQZ</sub>	$t_{whz}$	Write to Output in High Z	-		30	-		25	ns
t <sub>dvwh</sub>	$\mathbf{t}_{DW}$	Data to Write Time Overlap	30			25			ns
t <sub>whdx</sub>	t <sub>DH</sub>	Data Hold from Write Time	0			0	-	_	ns
t <sub>GHQZ</sub>	t <sub>oHZ</sub>	Output Disable to Output in High Z			30		-	25	ns
<b>t</b> <sub>whox</sub>	t <sub>ow</sub>	End of Write to Output Active	5			5		-	ns

NOTE:


# ■ SWITCHING WAVEFORMS (WRITE CYCLE) WRITE CYCLE1 (1)



<sup>1.</sup> taw is 30ns/25ns (@speed=70ns/55ns) with address toggle.; taw is 70ns/55ns (@speed=70ns/55ns) without address toggle.



## WRITE CYCLE2 (1,6)




## NOTES:

- 1. WE must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of CE and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. Twr is measured from the earlier of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  going high at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the  $\overline{\text{CE}}$  low transition occurs simultaneously with the  $\overline{\text{WE}}$  low transitions or after the  $\overline{\text{WE}}$  transition, output remain in a high impedance state.
- 6.  $\overline{OE}$  is continuously low  $(\overline{OE} = V_{IL})$ .
- 7. Dout is the same phase of write data of this write cycle.
- 8. Dout is the read data of next address.
- 9. If  $\overline{\text{CE}}$  is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. The parameter is guaranteed but not 100% tested.
- 11. Tcw is measured from the later of  $\overline{\text{CE}}$  going low to the end of write.




## **■ ORDERING INFORMATION**



### Note

BSI (Brilliance Semiconductor Inc.) assumes no responsibility for the application or use of any product or circuit described herein. BSI does not authorize its products for use as critical components in any application in which the failure of the BSI product may be expected to result in significant injury or death, including life-support systems and critical medical instruments.

## **■ PACKAGE DIMENSIONS**




48 mini-BGA (9mm x 12mm)

## NOTES

- 1: CONTROLLING DIMENSIONS ARE IN MILLIMETERS. 2: PIN#1 DOT MARKING BY LASER OR PAD PRINT.
- 3: SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.


N	D	E	D1	E1	е
40	12.0	0.0	5.25	2.75	0.75



VIEW A



## ■ PACKAGE DIMENSIONS (continued)



INCH MM 0.0433± 0.004 1.10± 0.10 0.004± 0.002 0.10± 0.05 A1 A2 0.039± 0.002 1.00± 0.05  $0.012 \sim 0.018$ 0.30 ~ 0.45 0.012 ~ 0.016 ы 0.30 ~ 0.40 0.005 ~ 0.008  $0.12 \sim 0.21$ c1  $0.005 \sim 0.006$ 0.12 ~ 0,16 D 0.725± 0.004 18.41± 0.10 Е 0.400± 0.004 10.16± 0.10 E1 0.463± 0.008 11.76± 0.20 0.0315± 0.004 0.80± 0.10 0.0197± 0.004 0.50± 0.10 L Ll 0.0315± 0.004 0.80± 0.10 0.004 Max. 0.1 Max. 0 0. ~ 8. 0, ~ 8,

**TSOP2-44**