# Features

- Full Range of Matrices up to 490K Cells
- Utilization Ratio Allows Considering a Design Complexity up to 350K Gates
- 0.5 µm Drawn CMOS, 3 Metal Layers, Sea of Gates
- RAM and DPRAM Compilers
- Library Optimized for Synthesis, Floor Plan and Automatic Test Generation (ATG)
- 3 and 5 Volts Operation: Single or Dual Supply Mode
- High Speed Performances:
  - 640 ps Max. NAND2 Propagation Delay at 5V and FO = 1/4 FO Max.
  - Min. 440 MHz Toggle Frequency at 4.5V, 230 MHz at 2.7V
- Programmable PLL Available on Request
- High System Frequency Skew Control:
  - 200 MHz Max. PLL for Clock Generation at 4.5V
  - Clock Tree Synthesis Software
- Low Power Consumption:
  - 2 µW/Gate/MHz at 5V
  - 0.6 µW/Gate/MHz at 3V
- Matrices with a Max of 484 Full Programmable Pads
- Standard 3, 6, 12 and 24 mA I/Os
- Versatile I/O Cell: Input, Output, I/O, Supply, Oscillator
- CMOS/TTL/PCI Interface
- ESD (2 kV) and Latch-up Protected I/O
- Wide Selection of MQFPs and CLGA Packages up to 564 Pins
- High Noise and EMC Immunity:
  - I/O with Slew Rate Control
    - Internal Decoupling
    - Signal Filtering between Periphery and Core
  - Application Dependent Supply Routing and Several Independant Supply Sources
- Delivery in Die Form with 110  $\mu m$  Pad Pitch
- Advanced CAD Support: Floor Plan, Proprietary Delay Models, Timing Driven Layout, Power Management
- Cadence<sup>®</sup>, Mentor<sup>®</sup>, Vital<sup>®</sup> and Synopsys<sup>®</sup> Reference Platforms
- EDIF and VHDL Reference Formats
- Available in Military and Space Quality Grades (SCC, MIL-PRF-38535)
- Latch-up Immune
- Total Dose Better than 300K rads (TM1019.5)
- QML Q and V with SMD 5962-00B03

# Description

The MG2RTP series is a 0.5 micron, array based, CMOS product family. Several arrays up to 490k cells cover all system integration needs. The MG2RTP is manufactured using a 0.5 micron drawn, 3 metal layers CMOS process.

The MG2RTP series base cell architecture provides high routability of logic with extremely dense compiled memories: RAM and DPRAM. ROM can be generated using synthesis tools.

Accurate control of clock distribution can be achieved by PLL hardware and CTS (Clock Tree Synthesis) software. New noise prevention techniques are applied in the array and in the periphery: three or more independent supplies, internal decoupling, customisation dependent supply routing, noise filtering, skew controlled I/Os, low swing differential I/Os, all contribute to improve the noise immunity and reduce the emission level.

The MG2RTP is supported by an advanced software environment based on industry standards linking proprietary and commercial tools. Cadence, Mentor, Synopsys and VHDL are the reference front end tools.





Rad Hard 350 Kb Used Gates 0.5 µm CMOS Sea of Gates

# **MG2RTP**

Rev. 4116G-AERO-04/02



Floor planning associated with timing driven layout provides a short back end cycle.

Its Library allows straight forward migration from the MG1, MG1RT, MG2 and MG2RT Sea of Gates.

A netlist based on this library can be simulated as either MG2RTP or MG2RT for MG2, it must not use SEU free cells.

Туре	Total Cells	Usable Gates	Maximum I/O	Total Pads
MG2014P	14000	10500	86	103
MG2044P	44600	33400	146	165
MG2092P	91800	68900	212	229
MG2142P	142100	106600	262	281
MG2204P	204100	153100	312	331
MG2270P	270000	202200	360	377
MG2495P <sup>(1)</sup>	495000	371300	484	501

Table 1. List of Available MG2RTP Matrix

Note: 1. Contact Atmel for availability.

Libraries The MG2RTP cell library has been designed to take full advantage of the features offered by both logic and test synthesis tools.

Design testability is assured by the full support of SCAN, JTAG (IEEE 1149) and BIST methodologies.

More complex macro functions are available in VHDL, such as: Two-Wire Interface (TWI), UART, Timer.

**Block Generators** Block generators are used to create a customer specific simulation model and metallisation pattern for regular functions like RAM and DPRAM. The basic cell architecture allows one bit per cell for RAM and DPRAM. The main characteristics of these generators are summarized below.

Function	Maximum Size (bits)	Bits/Word	Typical Characteristics (16K bits) at5V		
			Access Time (ns)	Used cells	
RAM	36K	1-36	8	20K	
DPRAM	36K	1-36	8.6	23K	

# I/O Buffer Interfacing

I/O Flexibility	All I/O buffers may be configured as input, output, bi-directional, oscillator or supply. A level translator is located close to each buffer.
Inputs	Input buffers with CMOS or TTL thresholds are non inverting and feature versions with and without hysteresis. The CMOS and TTL input buffers may incorporate pull-up or pull down terminators. For special purposes, a buffer allowing direct input to the matrix core is available.
Outputs	Several kinds of CMOS and TTL output drivers are offered: fast buffers with 3, 6, 12 and 24 mA drive at 5V, low noise buffers with 12 mA drive at 5V.

# **Clock Generation and PLL**

**Clock Generation** Atmel offers five different types of oscillators: 3 high frequency crystal oscillator and 2 RC oscillators. For all devices, the mark-space ratio is better than 40/60 and the start-up time less than 10 ms.

	Frequency (MHz)		Typical Consumption (mA)		
	Max 5V	Max 3V	5V	3V	
Xtal 7M	10	6	1.2	0.4	
Xtal 50M	60	35	7	2	
Xtal 100M	120	70	16	5	
RC 10M	10	10	2	1	
RC 32M	32	32	3	1.5	

PLL

Contact Atmel for availability.



Power Supply and Noise Protection	<ul> <li>The speed and density of the SCMOS3/2RTP technology causes large switching current spikes for example when:</li> <li>Either 16 high current output buffers switch simultaneously</li> <li>Or 10% of the 490 000 gates are switching within a window of 1 ns.</li> <li>Sharp edges and high currents cause some parisitic elements in the packaging to become significant. In this frequency range, the package inductance and series resisting.</li> </ul>
	tance should be taken into account. It is known that an inductor slows down the settling time of the current and causes voltage drops on the power supply lines. These drops can affect the behavior of the circuit itself or disturb the external application (ground bounce).
	In order to improve the noise immunity of the MG core matrix, several mechanisms have been implemented inside the MG arrays. Two kinds of protection have been added: one to limit the I/O buffer switching noise and the other to protect the I/O buffers against the switching noise coming from the matrix.
I/O Buffers Switching	Three features are implemented to limit the noise generated by the switching current:
Protection	• The power supplies of the input and output buffers are separated.
	<ul> <li>The rise and fall times of the output buffers can be controlled by an internal regulator.</li> </ul>
	<ul> <li>A design rule concerning the number of buffers connected on the same power supply line has been imposed.</li> </ul>
Matrix Switching Current Protection	This noise disturbance is caused by a large number of gates switching simultaneously. To allow this without impacting the functionality of the circuit, three new features have been added:
	• Decoupling capacitors are integrated directly on the silicon to reduce the power supply drop.
	• A power supply network has been implemented in the matrix. This solution reduces the number of parasitic elements such as inductance and resistance and constitutes an artificial VDD and Ground plane. One mesh of the network supplies approximately 150 cells.
	• A low pass filter has been added between the matrix and the input to the output buffer. This limits the transmission of the noise coming from the ground or the VDD supply of the matrix to the external world via the output buffers.
Power Consumption	The power consumption of an MG2RTP array is due to three factors: leakage (P1), core (P2) and I/O (P3) consumption.
	P = P1 + P2 + P3
Leakage (Standby)	The consumption due to leakage currents is defined as:
Power Consumption	$P1 = (VDD - VSS) * I_{CCSB} * N_{CEL}$
	Where $I_{CCSB}$ is the leakage current through a polarized basic gate and $N_{CELL}$ is the number of used cells.

4

MG2RTP

Core Power Consumption	The power consumption due to the switching of cells in the core of the matrix is defined as:
	P2 = N <sub>CELL</sub> * P <sub>GATE</sub> * C <sub>ACTIVITY</sub> * F
	Where N <sub>CELL</sub> is the number of used cells, F the data toggling frequency, which is equal to half the clock frequency for random data and $P_{GATE}$ is the power consumption per cell.
	$P_{GATE} = P_{CA} + P_{CO}$
	<sup>C</sup> ACTIVITY is the fraction of the total number of cells toggling per cycle.
Capacitance Power	$P_{CA} = C * (VDD - VSS)^2/2$
	C is the total output capacitance and may be expressed as the sum of the drain capacitance of the driver, the wiring capacitance and the gate capacitance of the inputs.
	Worst case value: PCA # 1.8 $\mu$ W/gate/MHz at 5V
Commutation Power	$P_{CO} = (VDD - VSS) * I_{dsohm}$
	Where $I_{dsohm}$ is the current flowing into the driver between supply and ground during the commutation. $I_{dsohm}$ is about 15% of the Pmos saturation current.
	Worst case value: Pco # 0.7 $\mu$ W/gate/MHz at 5V
I/O Power Consumption	The power consumption due to the I/Os is:
	P3 = Ni * C <sub>0</sub> * (VDD - VSS) <sup>2</sup> * Fi/2
	With Ni equals to the number of buffers running at Fi and $C_0$ is the output capacitance.
	Note: If a signal is a clock, $Fi = F$ , if it is a data with random values, $Fi = F/4$ .





Table 2.	Typical	Power	Consumption	Example
----------	---------	-------	-------------	---------

Matrix	MG2270P at 5V	MG2270P at 3V
Used gates (70%)	190K	190K
Frequency	10 MHz	10 MHz
Standby Power		
lccsb (125°C)	1 nA	1 nA
P1 = (VDD - VSS) * I <sub>CCSB</sub> * N <sub>CELL</sub>	1 mW	0.6 mW
Core Power		
Power Consumption per Cell	2.7 μW/Gate/MHz	0.86 μW/Gate/MHz
C <sub>activity</sub>	20%	20%
P2 = N <sub>CELL</sub> * P <sub>GATE</sub> * C <sub>activity</sub> * F	1026 mW	323 mW
I/O Power		
Total Number of Buffers	360	360
Number of Outputs and I/O Buffers (NI)	100	100
Output Capacitance	50 pF	50 pF
P3 = Ni * C <sub>0</sub> * (VDD - VSS) <sup>2</sup> * Fi/2	625 mW	220 mW
Total Power		
P = P1 + P2 + P3	1.39W	0.54W

# Packaging

Atmel offers a wide range of packaging options which are listed below:

	Package Type	Pins <sup>(2)</sup> Min/Max	Lead Spacing (mils)
	MLCC	68 84	50 50
CERAMIC	MQFP	100 352	25.6 20
	CLGA <sup>(1)</sup>	349 564	50 40

Notes: 1. For plastic, call Atmel; this is a customer decision to use plastic packages in environmental conditions which are beyond those for which they have been developed.

2. Ceramic Land Grid Array: contact Atmel.

3. Contact Atmel local design centers to check the availability of the used matrix and the package.





# **Design Flows and Tools**

**Design Flows and Modes** A generic design flow for an MG2RTP array is illustrated below.

A top down design methodology is proposed which starts with high level system description and is refined in successive design steps. At each step, structural verification is performed which includes the following tasks:

- Gate level logic simulation and comparison with high level simulation results.
- Design and test rule check.
- Power consumption analysis.
- Timing analysis (only after floor plan).

The main design stages are:

- System specification, preferably in VHDL form.
- Functional description at RTL level.
- Logic synthesis.
- Floor planning and bonding diagram generation.
- Test/Scan insertion, ATG and/or fault simulation.
- Physical cell placement, JTAG insertion and clock tree synthesis.
- Routing

To meet the various requirements of designers, several interface levels between the customer and Atmel are possible.

For each of the possible design modes a review meeting is required for data transfer from the user to Atmel. In all cases the final routing and verifications are performed by Atmel.

The design acceptance is formalized by a design review which authorizes Atmel to proceed with sample manufacturing.

Figure 1. MG2RT Design Flow







# Design Tool and Design Kits (DK)

The basic content of a design kit is described in the table below.

The interface formats to and from Atmel rely on IEEE or industry standard:

- VHDL for functional descriptions
- VHDL or EDIF for netlists
- Tabular, log or .CAP for simulation results
- SDF (VITAL format) and SPF for back annotation
- LEF and DEF for physical floor plan information

The design kit supported for several commercial tools are listed below.

## **Design Kit Support**

- Cadence (VHDL and gate)
- Mentor (VHDL and gate)
- Synopsys (VHDL and gate)
- Vital (VHDL and gate)

## Table 3. Design Kit Description

Design Tool or Library	Atmel Software Name	Third Party Tools
Design manual and libraries	-	(1)
VHDL library for blocks	-	(1)
Synthesis library	-	(1)
Gate level simulation library	-	(1)
Design rules analyser	STAR	(1)
Power consumption analyser	COMET	(1)
Floor plan library	-	(1)
Timing analyser library	-	(1)
Package and bonding software	PIM	(1)
Scan path and JTAG insertion	MISS	(1)
ATG and fault simulation library	-	(1)

Note: 1. Refer to "Design kits cross reference tables" ATD-TS-WF-R0181

# **Electrical Characteristics**

# **Absolute Maximum Ratings**

Ambient temperature under bias (TA) Military Junction temperature Storage temperature	55 to +125°C TJ < TA + 20°C 65 to +150°C
TTL/CMOS: Supply voltage VDD I/O voltage0.5V	0.5V to +7V ' to VDD + 0.5V

Note: Stresses above those listed may cause permanent damage to the device. Exposure to absolute Maximum rating conditions for extended period may affect device reliability.

## **DC Characteristics**

**Table 4.** Specified at VDD =  $+5V \pm 10\%$ 

Symbol	Parameter	Min	Тур	Max	Unit	Conditions
VIL	Input LOW voltage CMOS input TTL input	0 0	-	0.3 VDD 0.8	V	-
VIH	Input HIGH voltage CMOS input TTL input	0.7 VDD 2.2	-	VDD VDD	V	-
VOL	Output low voltage TTL	-	-	0.4	V	IOL = -12, 6, 3 mA <sup>(1)</sup>
VOH	Output high voltage CMOS TTL	3.9 2.4	-	-	V	IOH = -12, 6, 3 mA <sup>(1)</sup>
VT+	Schmitt trigger positive threshold CMOS input TTL input	-	-	3.3 1.5	V	-
VT-	Schmitt trigger negative threshold CMOS input TTL input	1.1 0.9	-	-	V	-
IL	Input leakage No pull up/down Pull up Pull down	-44 75	+/-1 -66 118	+/-5 -100 300	μΑ μΑ μΑ	-
IOZ	3-State Output Leakage current	-	+/-1	+/-5	μA	-
IOS	Output Short circuit current IOSN IOSP	-	-	48 36	mA mA	BOUT12 VOUT = 4.5V VOUT = VSS
ICCSB	Leakage current per cell	-	1.0	10.0	nA	-
ICCOP	Operating current per cell	-	0.39	0.53	μA/MHz	-

Note: 1. According buffer: Bout12, Bout6, Bout3, VDD = 4.5V





## **Table 5.** Specified at VDD = +3V + -10%

Symbol	Decementar Min Tur May Unit Conditions							
Symbol	Farameter	IVIIII	тур	IVIAX	Unit	Conditions		
VIL	Input LOW voltage LVCMOS input LVTTL input	0 0	_	0.3 VDD 0.8	V	_		
VIH	Input HIGH voltage LVCMOS input LVTTL input	0.7 VDD 2.0	-	VDD VDD	V	-		
VOL	Output LOW voltage TTL	-	I	0.4	V	IOL = -6, 3, 1.5 mA <sup>(1)</sup>		
VOH	Output HIGH voltage TTL	2.4	_	-	V	IOH = -4, 2, 1 mA <sup>(1)</sup>		
VT+	Schmitt trigger positive threshold LVCMOS input LVTTL input	-	_	2 1	V	-		
VT-	Schmitt trigger negative threshold CMOS input TTL input	0.8 0.7	_	_	V	-		
IL	Input leakage No pull up/down Pull up Pull down	-16 31	-20 42	+/-1 -50 140	μΑ μΑ μΑ	-		
IOZ	3-State Output Leakage current	-	-	±1	μA	-		
IOS	Output Short circuit current IOSN IOSP	-	_	24 12	mA mA	BOUT12 VOUT = VDD VOUT = VSS		
ICCSB	Leakage current per cell	-	0.6	5	nA	-		
ICCOP	Operating current per cell	_	0.2	-	µA/MHz	-		

1. According buffer: Bout12, Bout6, Bout3 Note:

# **AC Characteristics**

				v	VDD	
Buffer	Description	Load	Transition	5V	3V	
BOUT12	Output buffer with 12 mA drive	60 pf	Tplh	3.332	5.277	
		00 pi	Tphl	2.131	2.842	
BOUT3	Output buffer with 3 mA drive	60 pf	Tplh	5.358	8.512	
		80 pi	Tphl	3.436	4.440	
BOUTQ	Low noise output buffer with 12 mA drive	60 pf	Tplh	3.742	5.696	
		00 pi	Tphl	5.515	8.616	
B3STA3	3-state output buffer with 3 mA drive	60 pf	Tplh	5.468	8.622	
		00 pi	Tphl	3.510	4.617	
B3STA12	3-state output buffer with 12 mA drive	60 pf	Tplh	3.475	5.426	
		00 pi	Tphl	2.195	2.990	
B3STAQ	Low noise 3-state output buffer with 12 mA drive	60 pf	Tplh	3.703	5.776	
		00 pi	Tphl	7.320	11.711	
BINCMOS	CMOS input buffer	15 fan	Tplh	0.936	1.430	
		13 1411	Tphl	0.776	1.085	
BINTTL	TTL input buffer	16 fan	Tplh	0.983	1.423	
		10 1011	Tphl	0.687	1.081	
INV	Inverter	12 fan	Tplh	0.564	0.864	
		12 1011	Tphl	0.382	0.487	
NAND2	2 - input NAND	12 fan	Tplh	0.726	1.076	
		12 1011	Tphl	0.599	0.809	
FDFF	D flip-flop, Clk to Q		Tplh	1.011	1.504	
		8 fan	Tphl	0.889	1.360	
		0 Ian	Ts	0.400	0.615	
			Th	-0.158	-0.290	
BUF4X	High drive internal buffer	51 fan	Tplh	0.813	1.182	
		51 1411	Tphl	0.605	0.876	
NOR2	2-Input NOR gate	8 fan	Tplh	0.722	1.204	
		0 Ian	Tphl	0.347	0.433	
OAI22	4-input OR AND INVERT gate	8 fan	Tplh	0.773	1.287	
		0 1011	Tphl	0.398	0.510	
OSFF	D flip-flop with scan input, Clk to Q		Tplh	0.981	1.462	
		8 fan	Tphl	1.143	1.656	
		0 idii	Ts	0.501	0.976	
			Th	-0.480	-0.791	





## **Atmel Headquarters**

## **Corporate Headquarters**

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

## Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

## Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

## Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

## **Atmel Operations**

#### Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

## Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743

#### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

#### Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

## e-mail

literature@atmel.com

Web Site http://www.atmel.com

## © Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL® is a registered trademark of Atmel.

Other terms and product names may be the trademarks of others.

Printed on recycled paper.