Features

- Available in Gate Array or Embedded Array
- High-speed, 150 ps Gate Delay, 2-input NAND, FO = 2 (nominal)
- Up to 2.7 Million Used Gates and 976 Pins
- 0.35µ Geometry in up to Four-level Metal
- System-level Integration Technology
 - Cores: ARM7TDMI[™] RISC Microprocessor; AVR[®] RISC Microcontroller; OakDSPCore[™], Teak[™] and PalmDSPCore[™] Digital Signal Processors; 10/100 Ethernet MAC, USB, 1394, 1284, CAN Cores and Other Assorted Processor Peripherals
 - Analog Functions: DACs, ADCs, OPAMPs, Comparators, PLLs, and PORs
 - Soft Macro Memory: Gate Array
 SRAM ROM DPSRAM FIFO
 - Hard Macro Memory: Embedded Array
 SRAM ROM DPSRAM FIFO E² Flash
 - I/O Interfaces: CMOS, LVTTL, LVDS, PCI, USB; Output Currents up to 20 mA @3.3V; 2.5V Native I/O, 3.3V Native I/O, 5.0V Tolerant/Compliant I/O

Description

The ATL35 Series ASIC family is fabricated on a 0.35μ CMOS process with up to four levels of metal. This family features arrays with up to 2.7 million routable gates and 976 pins. The high density and high pin count capabilities of the ATL35 family, coupled with the ability to add embedded microprocessor cores, DSP engines and memory on the same silicon, make the ATL35 series of ASICs an ideal choice for system-level integration.

Figure 1. ATL35 Gate Array ASIC



Figure 2. ATL35 Embedded Array ASIC

| SRAM | Standard Gate Array Architecture | |
|---------------------|--|--|
| ARM RISC Core | | |



ASIC

ATL35 Series

Rev. 0802F-ASIC-05/02



| | T R |
|--|------------|

 Table 1.
 ATL35 Array Organization

| Device Number | 4LM Routable Gates ⁽¹⁾ | 3LM Routable Gates ⁽¹⁾ | Available Routing Sites ⁽²⁾ | Max Pad Count | Max I/O Count | Gate Speed ⁽³⁾ |
|------------------|--------------------------------------|--------------------------------------|---|------------------|------------------|------------------------------|
| ATL35/44 | 4,195 | 3,729 | 6,216 | 44 | 36 | 150 ps |
| ATL35/68 | 13,230 | 11,760 | 19,600 | 68 | 60 | 150 ps |
| ATL35/84 | 22,200 | 19,734 | 32,890 | 84 | 76 | 150 ps |
| ATL35/100 | 33,480 | 29,760 | 49,600 | 100 | 92 | 150 ps |
| ATL35/120 | 47,839 | 42,211 | 75,042 | 120 | 112 | 150 ps |
| ATL35/132 | 59,185 | 52,222 | 92,840 | 132 | 124 | 150 ps |
| ATL35/144 | 71,737 | 63,298 | 112,530 | 144 | 136 | 150 ps |
| ATL35/160 | 90,514 | 79,866 | 141,984 | 160 | 152 | 150 ps |
| ATL35/184 | 121,877 | 107,538 | 191,180 | 184 | 176 | 150 ps |
| ATL35/208 | 150,085 | 131,324 | 250,142 | 208 | 200 | 150 ps |
| ATL35/228 | 182,880 | 160,020 | 304,800 | 228 | 220 | 150 ps |
| ATL35/256 | 233,774 | 204,552 | 389,624 | 256 | 240 | 150 ps |
| ATL35/304 | 334,044 | 292,288 | 556,740 | 304 | 288 | 150 ps |
| ATL35/352 | 425,958 | 369,164 | 757,260 | 352 | 336 | 150 ps |
| ATL35/388 | 520,695 | 451,269 | 925,680 | 388 | 372 | 150 ps |
| ATL35/432 | 652,421 | 565,431 | 1,159,860 | 432 | 416 | 150 ps |
| ATL35/484 | 768,033 | 658,314 | 1,462,920 | 484 | 468 | 150 ps |
| ATL35/540 | 964,078 | 826,353 | 1,836,340 | 540 | 516 | 150 ps |
| ATL35/600 | 1,196,371 | 1,025,460 | 2,278,802 | 600 | 576 | 150 ps |
| ATL35/700 | 1,642,242 | 1,407,636 | 3,128,080 | 700 | 676 | 150 ps |
| ATL35/800 | 1,999,526 | 1,691,906 | 4,101,592 | 800 | 776 | 150 ps |
| ATL35/900 | 2,542,995 | 2,151,765 | 5,216,400 | 900 | 876 | 150 ps |
| ATL35/976 | 2,767,931 | 2,306,609 | 6,150,958 | 976 | 952 | 150 ps |

Notes: 1. One gate = NAND2

2. Routing site = 4 transistors

3. Nominal 2-input NAND gate FO = 2 at 3.3V

Design

Atmel supports several major software systems for design with complete cell libraries, as well as utilities for netlist verification, test vector verification and accurate delay simulations.

| Table 2. | Design | Systems | Supported |
|----------|--------|---------|-----------|
|----------|--------|---------|-----------|

| System | Tools | Version |
|---|---|---|
| Cadence [®] Design Systems, Inc. | Opus [™] – Schematic and Layout NC Verilog [™] – Verilog Simulator Pearl [™] – Static Path | 4.46 3.3-s008 4.3-s095 |
| | Verilog-XL [™] – Verilog Simulator BuildGates [™] – Synthesis (Ambit) | 4.3-s093 3.3-s006 4.0-p003 |
| Mentor Graphics [®] | ModelSim [®] – Verilog and VHDL (VITAL) Simulator Leonardo Spectrum [™] – Logic Synthesis | 5.5e 2001.1d |
| Synopsys™ | Design Compiler [™] – Synthesis DFT Compiler – 1-Pass Test Synthesis BSD Compiler – Boundary Scan Synthesis TetraMax [®] – Automatic Test Pattern Generation PrimeTime [™] – Static Path VCS [™] – Verilog Simulator Floorplan Manager [™] | 01.01-SP1 01.08-SP1 01.08-SP1 01.08 01.08-SP1 5.2 01.08-SP1 |
| Novas Software, Inc. | Debussy [®] | 5.1 |
| Silicon Perspective [™] | First Encounter® | v2001.2.3 |

Design Flow and Tools

Atmel's ASIC design flow is structured to allow the designer to consolidate the greatest number of system components onto the same silicon chip, using widely available thirdparty design tools. Atmel's cell library reflects silicon performance over extremes of temperature, voltage and process, and includes the effects of metal loading, interlevel capacitance, and edge rise and fall times. The design flow includes clock tree synthesis to customer-specified skew and latency goals. RC extraction is performed on the final design database and incorporated into the timing analysis.


The ASIC Design Flow, shown on page 4, provides a pictorial description of the typical interaction between Atmel's design staff and the customer. Atmel will deliver design kits to support the customer's synthesis, verification, floorplanning and scan insertion activities. Leading-edge tools from vendors such as Synopsys and Cadence are fully supported in our design flow. In the case of an embedded array design, Atmel will conduct a design review with the customer to define the partition of the embedded array ASIC and to define the location of the memory blocks and/or cores so an underlayer layout model can be created.

Following database acceptance, automated test pattern generation (ATPG) is performed, if required, on scan paths using Synopsys tools; the design is routed; and postroute RC data is extracted. After post-route verification and a final design review, the design is taped out for fabrication.





Table 3. Design Flow



| Pin Definition Requirements | The corner pads are reserved for Power and Ground only. All other pads are fully pro- grammable as Input, Output, Bidirectional, Power or Ground. When implementing a design with 5V compliant buffers, an appropriate number of pad sites must be reserved for the VDD5 pins, which are used to distribute 5V power to the compliant buffers. |
|--------------------------------|---|
| Design Options | |
| Logic Synthesis | Atmel can accept RTL designs in Verilog or VHDL HDL formats. Atmel fully supports Synopsys for Verilog or VHDL simulation as well as synthesis. Of the two HDL formats, Verilog and VHDL, Atmel's preferred HDL format for ASIC design is Verilog. |





Macro Cores

AVR 8-bit RISC Microcontroller Core


The AVR RISC microcontroller is a true 8-bit RISC architecture, ideally suited for embedded control applications. The AVR is offered as a gate level, synthesizable macro core in the ATL35 family.

The AVR supports a powerful set of 120 instructions. The AVR prefetches an instruction during a prior instruction execution, enabling the execution of one instruction per clock cycle.

The Fast Access RISC register file consists of 32 general purpose working registers. These 32 registers eliminate the data transfer delay in the traditional program code intensive accumulator architectures.

The AVR can incorporate up to 64K x 16 program memory (ROM) and 64K x 8 data memory (SRAM). Among the peripheral options offered are: UART, 8-bit timer/counter, 16-bit timer/counter, programmable watchdog timer and SPI.





ARM7TDMI 32-bit RISC Microprocessor Core

The ARM7TDMI is a powerful 32-bit processor offered as a hard macro core in the ATL35 family.

The ARM7TDMI is a member of the Advanced RISC Machines (ARM) family of general purpose 32-bit microprocessors, which offer high performance with very low power consumption.

The ARM architecture is based on Reduced Instruction Set Computer (RISC) principles, and the instruction set and related decode mechanism are much simpler than those of microprogrammed Complex Instruction Set Computers (CISC). This simplicity results in a high instruction throughput and an impressive real-time interrupt response from a small and cost-effective chip.

Pipelining is employed so that all parts of the processing and memory systems can operate continuously. Typically, while one instruction is being executed, its successor is being decoded, and a third instruction is being fetched from memory.

The ARM memory interface has been designed to allow the performance potential to be realized without incurring high costs in the memory system. Speed-critical control signals are pipelined to allow system control functions to be implemented in standard low-power logic, and these control signals facilitate the exploitation of the fast local access modes offered by industry standard SRAMs.

The ARM7TDMI core interfaces to several optional peripheral macros. Among the peripheral options offered are real-time clock, peripheral data controller, USART, external bus interface, interrupt controller, timer counter and watchdog timer.




Figure 4. ARM7TDMI 32-bit RISC Microprocessor Core





OakDSPCore[®] Digital Signal Processing Core

Atmel's hard macro OakDSPCore is a 16-bit, general purpose, low-power, low-voltage and high-speed Digital Signal Processor (DSP).

tion (using test silicon) and source-level simulation of C and assembly language

Oak is designed for mid-to-high-end telecommunications and consumer electronics applications, where low-power and portability are major requirements. Among the applications supported are digital cellular telephones, fast modems, advanced facsimile machines and hard disk drives. Oak is available as a DSP core in Atmel's ASIC cell library, to be utilized as an engine for a DSP-based ASIC. It is specified with several levels of modularity in SRAM, ROM and I/O blocks, allowing efficient DSP-based ASIC development. Oak is aimed at achieving the best cost-performance factor for a given (small) silicon area. As a key element of a system-on-chip, it takes into account such requirements as program size, data memory size, glue logic and power management. The Oak core consists of three main execution units operating in parallel: the Computation/Bit-Manipulation Unit (CBU), the Data Addressing Arithmetic Unit (DAAU) and the Program Control Unit (PCU). The core also contains ROM and SRAM addressing units, and Program Control Logic (PCL). All other peripheral blocks that are application specific are defined as part of the user-specific logic and implemented around the DSP core on the same silicon die. Oak has an enhanced set of DSP and general microprocessor functions to meet most application requirements. The Oak programming model and instruction set are aimed at the straightforward generation of efficient and compact code. Teak and PalmDSPCore[®] The Teak and Palm are synthesizable dual-MAC DSP cores from DSP Group, Inc. The **Digital Signal Processing** Teak is a fixed-point 16-bit DSP, whereas the Palm can be configured for 16-bit, 20-bit or 24-bit fixed-point math. Both cores are optimized for high MIPs per mW, with perfor-Cores mance targeted to handling filtering, voice compression/decompression and modem functions for portable and wireless applications such as 3G digital cellular. Hardware support is also provided for implementing Viterbi forward error correction. The Teak and Palm cores both have a comprehensive suite of development tools that are easy to learn and are intended to support rapid code development. A C compiler that supports in-line assembly language and provides language extensions to enhance C code optimization is provided. An assembler and linker are also provided. Both emula-

enhance software verification.

ATL35 Series Cell Library

Atmel's ATL35 Series ASICs make use of an extensive library of cell structures, including logic cells, buffers and inverters, multiplexers, decoders and I/O options. Soft macros are also available.

The ATL35 Series Phase Locked Loop (PLL) operates at frequencies of up to 400 MHz with minimal phase error and jitter, making it ideal for frequency synthesis of high-speed, on-chip clocks and chip-to-chip synchronization.

Output buffers are programmable to meet the voltage and current requirements of PCI (20 mA) @3.3V.

These cells are characterized by use of SPICE modeling at the transistor level, with performance verified on manufactured test silicon. Characterization is performed over the rated temperature and voltage ranges to ensure that the simulation accurately predicts the performance of the finished product.

Table 4. Cell Index

| Cell Name | Description | Gate Count |
|-----------|--|------------|
| ADD3X | 1-bit Full Adder with Buffered Outputs | 10 |
| AND2 | 2-input AND | 2 |
| AND2H | 2-input AND – High Drive | 3 |
| AND3 | 3-input AND | 3 |
| AND3H | 3-input AND – High Drive | 4 |
| AND4 | 4-input AND | 3 |
| AND4H | 4-input AND – High Drive | 4 |
| AND5 | 5-input AND | 5 |
| AOI22 | 2-input AND into 2-input NOR | 2 |
| A01222 | Two 2-input ANDs into 2-input NOR | 2 |
| A012223 | Three 2-input ANDs into 3-input NOR | 4 |
| A012223H | Three 2-input ANDs into 3-input NOR – High Drive | 8 |
| AOI222H | Two 2-input ANDs into 2-input NOR – High Drive | 4 |
| AOI22H | 2-input AND into 2-input NOR – High Drive | 4 |
| AOI23 | 2-input AND into 3-input NOR | 3 |
| BUF1 | 1x Buffer | 2 |
| BUF2 | 2x Buffer | 2 |
| BUF2T | 2x Tristate Bus Driver with Active-high Enable | 4 |
| BUF2Z | 2x Tristate Bus Driver with Active-low Enable | 4 |
| BUF3 | 3x Buffer | 3 |
| BUF4 | 4x Buffer | 3 |
| BUF4T | 4x Tristate Bus Driver with Active-high Enable | 6 |
| BUF8 | 8x Buffer | 5 |
| BUF8T | 8x Tristate Bus Driver with Active-high Enable | 10 |
| BUF12 | 12x Buffer | 8 |





Table 4. Cell Index (Continued)

| Cell Name | Description | Gate Count |
|-----------|--|------------|
| BUF16 | 16x Buffer | 10 |
| CLA7X | 7-input Carry Lookahead | 5 |
| DEC4 | 2:4 Decoder | 8 |
| DEC4N | 2:4 Decoder with Active-low Enable | 10 |
| DEC8N | 3:8 Decoder with Active-low Enable | 22 |
| DFF | D Flip-flop | 8 |
| DFFH | D Flip-flop High Drive | 12 |
| DFFBCPX | D Flip-flop with Asynchronous Clear and Preset with Complementary Outputs | 16 |
| DFFBSRX | D Flip-flop with Asynchronous Set and Reset with Complementary Outputs | 16 |
| DFFC | D Flip-flop with Asynchronous Clear | 9 |
| DFFCH | D Flip-flop with Asynchronous Clear – High Drive | 14 |
| DFFR | D Flip-flop with Asynchronous Reset | 10 |
| DFFRQ | Quad D Flip-flop with Asynchronous Reset | 40 |
| DFFS | D Flip-flop with Asynchronous Set | 9 |
| DFFSR | D Flip-flop with Asynchronous Set and Reset | 11 |
| DLY1 | Delay Buffer 1.0 ns | 7 |
| DLY2 | Delay Buffer 1.5 ns | 9 |
| DLY3 | Delay Buffer 2.0 ns | 11 |
| DLY4 | Delay Buffer 4.5 ns | 20 |
| DSS | Set Scan Flip-flop | 12 |
| DSSC | Set Scan Flip-flop with Asynchronous Clear – High Drive | 12 |
| DSSBCPY | Set Scan Flip-flop with Clear and Preset | 16 |
| DSSBR | Set Scan Flip-flop with Reset | 14 |
| DSSBS | Set Scan Flip-flop with Set | 14 |
| DSSCH | Set Scan Flip-flop with Asynchronous Clear – High Drive | 12 |
| DSSR | Set Scan D Flip-flop with Reset | 12 |
| DSSS | Set Scan D Flip-flop with Set | 14 |
| DSSSR | Set Scan D Flip-flop with Set and Reset | 16 |
| HLD1 | Bus Hold Cell | 4 |
| INV1 | 1x Inverter | 1 |
| INV1D | Dual 1x Inverter | 2 |
| INV1Q | Quad 1x Inverter | 4 |
| INV1TQ | Quad 1x Tristate Inverter with Active-high Enable | 8 |
| INV2 | 2x Inverter | 1 |
| INV2T | 2x Tristate Inverter with Active-high Enable | 3 |

Table 4. Cell Index (Continued)

| Cell Name | Description | Gate Count |
|-----------|---|------------|
| INV3 | 3x Inverter | 2 |
| INV4 | 4x Inverter | 2 |
| INV8 | 8x Inverter | 4 |
| JKF | JK Flip-flop | 10 |
| JKFBCPX | Clear Preset JK Flip-flop with Asynchronous Clear and Preset and Complementary Outputs | 16 |
| JKFC | JK Flip-flop with Asynchronous Clear | 12 |
| LAT | LATCH | 6 |
| LATB | LATCH with Complementary Outputs | 6 |
| LATBG | LATCH with Complementary Outputs and Inverted Gate Signal | 6 |
| LATBH | LATCH with High-drive Complementary Outputs | 7 |
| LATIQ | Quad LATCH with Inverted Output | 20 |
| LATR | LATCH with Reset | 5 |
| LATS | LATCH with Set | 6 |
| LATSR | LATCH with Set and Reset | 8 |
| MUX2 | 2:1 MUX | 4 |
| MUX2H | 2:1 MUX – High Drive | 5 |
| MUX2I | 2:1 MUX with Inverted Output | 3 |
| MUX2IH | 2:1 MUX with Inverted Output – High Drive | 4 |
| MUX2N | 2:1 MUX with Active-low Enable | 5 |
| MUX2NQ | Quad 2:1 MUX with Active-low Enable | 18 |
| MUX2Q | Quad 2:1 MUX | 16 |
| MUX3I | 3:1 MUX with Inverted Output | 6 |
| MUX3IH | 3:1 MUX with Inverted Output – High Drive | 8 |
| MUX4 | 4:1 MUX | 10 |
| MUX4X | 4:1 MUX with Transmission Gate Data Inputs | 9 |
| MUX4XH | 4:1 MUX with Transmission Gate Data Inputs – High Drive | 10 |
| MUX5H | 5:1 MUX – High Drive | 14 |
| MUX8 | 8:1 MUX | 20 |
| MUX8N | 8:1 MUX with Active-low Enable | 20 |
| MUX8XH | 8:1 MUX with Transmission Gate Data Inputs – High Drive | 16 |
| NAN2 | 2-input NAND | 2 |
| NAN2D | Dual 2-input NAND | 3 |
| NAN2H | 2-input NAND – High Drive | 2 |
| NAN3 | 3-input NAND | 2 |
| NAN3H | 3-input NAND – High Drive | 3 |





Table 4. Cell Index (Continued)

| Cell Name | Description | Gate Count |
|-----------|--|------------|
| NAN4 | 4-input NAND | 3 |
| NAN4H | 4-input NAND – High Drive | 4 |
| NAN5 | 5-input NAND | 5 |
| NAN5H | 5-input NAND – High Drive | 6 |
| NAN5S | 5-input NAND with Set | 3 |
| NAN6 | 6-input NAND | 6 |
| NAN6H | 6-input NAND – High Drive | 7 |
| NAN8 | 8-input NAND | 7 |
| NAN8H | 8-input NAND – High Drive | 8 |
| NOR2 | 2-input NOR | 2 |
| NOR2D | Dual 2-input NOR | 3 |
| NOR2H | 2-input NOR – High Drive | 2 |
| NOR3 | 3-input NOR | 2 |
| NOR3H | 3-input NOR – High Drive | 3 |
| NOR4 | 4-input NOR | 3 |
| NOR4H | 4-input NOR – High Drive | 5 |
| NOR5 | 5-input NOR | 5 |
| NOR5S | 5-input NOR with Set | 3 |
| NOR8 | 8-input NOR | 7 |
| OAI22 | 2-input OR into 2-input NAND | 2 |
| OAI222 | Two 2-input ORs into 2-input NAND | 3 |
| OAI22224 | Four 2-input ORs into 4-input NAND | 8 |
| OAI222H | Two 2-input ORs into 2-input NAND – High Drive | 6 |
| OAI22H | 2-input OR into 2-input NAND – High Drive | 4 |
| OAI23 | 2-input OR into 3-input NAND | 3 |
| ORR2 | 2-input OR | 2 |
| ORR2H | 2-input OR – High Drive | 3 |
| ORR3 | 3-input OR | 3 |
| ORR3H | 3-input OR – High Drive | 4 |
| ORR4 | 4-input OR | 3 |
| ORR4H | 4-input OR – High Drive | 4 |
| ORR5 | 5-input OR | 5 |
| XNR2 | 2-input Exclusive NOR | 4 |
| XNR2H | 2-input Exclusive NOR – High Drive | 4 |
| XOR2 | 2-input Exclusive OR | 4 |
| XOR2H | 2-input Exclusive OR – High Drive | 4 |

| Cell Name | Description |
|-------------|--|
| PBATA100 | Bidirectional ATA 100 Buffer |
| PFDNOL | High-speed, Low-voltage Differential Output Pair |
| PFDNOZ##L | Impedance Controlled, High-speed, Low-voltage Differential Output Pair |
| PFIPCI | PCI Input |
| PFGTL | Gunning Transceiver Logic Buffer |
| PFGTLA | Fast Output, Gunning Transceiver Logic Buffer |
| PFICLK | Clock Amplifier Input Buffer |
| PFILVDSL | Low-voltage, Differential Input Pair |
| PFILVDSLXR | Low-voltage, Differential Input Pair, External Resistor |
| PFIVCOMPA | Low-speed, Low-power Comparator |
| PFIVREF | Voltage Reference |
| PFOLVDS | Low-voltage, Differential Output Pair |
| PFOLVDSH | Low-voltage, Differential Output Pair, High Drive |
| PFOZ## | Impedance Controlled Output, ## = 25, 37, 50, 75 ohms |
| PFPECLL | Positive ECL Output Pair |
| PFVSSCLEARA | Power-on Reset |
| PFVSSCLEARC | Power-on Reset, Higher Trip Point |
| PFVSSCLEARD | Power-on Reset, Lower Trip Point |
| PIC | CMOS Input |
| PICH | CMOS Input, High Drive |
| PICI | Inverting CMOS Input |
| PICS | CMOS Input with Schmitt Trigger |
| PICSI | Inverting CMOS Input with Schmitt Trigger |
| PICK | CMOS Input Buffer with Selectable Bus Hold |
| PID | Differential Input |
| PLL5_100 | PLL Optimized for 20–100 MHz Output, External Bias |
| PLL5_400 | PLL Optimized for 100–400 MHz Output, External Bias |
| PLL4_80N | PLL Optimized for 80 MHz Output, Internal Bias |
| PO## | Tristate Output Buffer; ## = 2, 4,, 24 mA |
| PO##F | Fast Tristate Output Buffer, ## = 2, 4,, 24 mA |
| PO##S | Slow Tristate Output Buffer, ## = 2, 4,, 24 mA |
| PUSB | Universal Serial Bus Interface Buffer |
| PVDDREG | Voltage Regulator |
| PX1L | Oscillator — Max Frequency 2 MHz |

Table 5. 3.3V I/O Buffer Cell Index





Table 5. 3.3V I/O Buffer Cell Index (Continued)

| Cell Name | Description |
|-----------|-----------------------------------|
| PX2L | Oscillator – Max Frequency 5 MHz |
| PX3L | Oscillator – Max Frequency 20 MHz |
| PX4L | Oscillator – Max Frequency 37 MHz |

Table 6. 5.0V Tolerant I/O Buffer Cell Index

| Cell Name | Description |
|-------------|--|
| PBATA100 | 5V Tolerant Bidirectional ATA 100 Buffer |
| PFIPCIV | 5V Tolerant PCI Input |
| PFGTL | Gunning Transceiver Logic Buffer |
| PFGTLA | Fast Output, Gunning Transceiver Logic Buffer |
| PFIVREF | Voltage Reference |
| PFVSSCLEARB | Power-on Reset |
| PFVSSCLEARC | Power-on Reset, Higher Trip Point |
| PFVSSCLEARD | Power-on Reset, Lower Trip Point |
| PICV | 5V Tolerant CMOS Input Buffer |
| PICSV | 5V Tolerant CMOS Input with Schmitt Trigger |
| PLL5_100 | PLL Optimized for 20–100 MHz Output; External Bias |
| PLL5_400 | PLL Optimized for 100–400 MHz Output; External Bias |
| PLL4_80N | PLL Optimized for 80 MHz Output; Internal Bias |
| PO##V | 5V Tolerant Tristate Output Buffer; ## = 2, 4,, 24 mA |
| PO##FV | 5V Tolerant Fast Tristate Output Buffer; ## = 2, 4,, 24 mA |
| PO##SV | 5V Tolerant Slow Tristate Output Buffer; ## = 2, 4,, 24 mA |
| PX1L | Oscillator – Max Frequency 2 MHz |
| PX2L | Oscillator – Max Frequency 5 MHz |
| PX3L | Oscillator – Max Frequency 20 MHz |
| PX4L | Oscillator – Max Frequency 37 MHz |

| Cell Name | Description |
|-------------|---|
| PFIPCIV5 | 5V Compliant PCI Input |
| PFGTL | Gunning Transceiver Logic Buffer |
| PFGTLA | Fast Output, Gunning Transceiver Logic Buffer |
| PFIVCOMPLS | 5V Compliant Low-speed, Low-power Comparator |
| PFIVREF | Voltage Reference |
| PFVSSCLEARB | Power-on Reset |
| PFVSSCLEARC | Power-on Reset, Higher Trip Point |
| PFVSSCLEARD | Power-on Reset, Lower Trip Point |
| PICV5 | 5V Compliant CMOS Input Buffer |
| PICSV5 | 5V Compliant CMOS Input with Schmitt Trigger |
| PICKV5 | 5V Compliant CMOS Input Buffer with Selectable Bus Hold |
| PICSKV5 | 5V Compliant CMOS Input Buffer with Schmitt Trigger and Selectable Bus Hold |
| PLL5_100 | PLL Optimized for 20–100 MHz Output; External Bias |
| PLL5_400 | PLL Optimized for 100–400 MHz Output; External Bias |
| PLL4_80N | PLL Optimized for 80 MHz Output; Internal Bias |
| PO##V5 | 5V Tolerant Tristate Output Buffer; ## = 2, 4,, 24 mA |
| PVDDREG | Voltage Regulator |
| PX1L | Oscillator – Max Frequency 2 MHz |
| PX2L | Oscillator – Max Frequency 5 MHz |
| PX3L | Oscillator – Max Frequency 20 MHz |
| PX4L | Oscillator – Max Frequency 37 MHz |

Table 7. 5.0V Compliant I/O Buffer Cell Index

Absolute Maximum Ratings¹

| Parameter | Rating |
|---|---|
| Operating Ambient Temperature | –55°C to +125°C |
| Storage Temperature | –65°C to +150°C |
| Maximum Input Voltage: | |
| Inputs | V _{DD} + 0.5V |
| 5V Tolerant/Compliant | V _{DD} + 0.5V V _{DD5} + 0.5V |
| Maximum Operating Voltage (V _{DD}) | 3.6V |
| Maximum Operating Voltage (V _{DD5}) | 5.5V |

Note: 1. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





Table 8. 2.5V DC Characteristics

Applicable over recommended operating temperature and voltage range unless otherwise noted.

| Symbol | Parameter | Buffer | Test Condition | Min | Тур | Max | Units |
|------------------|--|--------------|--|----------------------|-----|----------------------|-------|
| T _A | Operating Temperature | All | | -55 | | 125 | °C |
| V _{DD} | Supply Voltage | All | | 2.3 | 2.5 | 2.7 | V |
| | High lovel leput Current | CMOS | $V_{IN} = V_{DD}, V_{DD} = V_{DD} (max)$ | | | 10 | |
| IIH | High-level Input Current | PCI | | | | 10 | μA |
| 1 | Low-level Input Current | CMOS | $V_{IN} = V_{SS}, V_{DD} = V_{DD} (max)$ | -10 | | | |
| I _{IL} | Low-level input Current | PCI | | -10 | | | μA |
| l _{oz} | High-impedance State Output Current | All | $V_{IN} = V_{DD} \text{ or } V_{SS},$ $V_{DD} = V_{DD} \text{ (max), No pull-up}$ | -10 | | 10 | μA |
| | Output Short-circuit | PO11 | $V_{OUT} = V_{DD}, V_{DD} = V_{DD} (max)$ | | 9 | | mA |
| | Current | PO11 | $V_{OUT} = V_{SS}, V_{DD} = V_{DD} (max)$ | | 6 | | |
| | High-level Input Voltage | CMOS | | 0.7V _{DD} | | | |
| V _{IH} | | PCI | | 0.475V _{DD} | | | V |
| | | CMOS Schmitt | | 0.7V _{DD} | 1.5 | | |
| | | CMOS | | | | 0.3V _{DD} | |
| V _{IL} | Low-level Input Voltage | PCI | | | | 0.325V _{DD} | V |
| | | CMOS Schmitt | | | 1.0 | 0.3V _{DD} | |
| V _{HYS} | Hysteresis | CMOS Schmitt | | | 0.5 | | V |
| V _{OH} | High lovel Output Veltage | PO11 | $I_{OH} = 1.4 \text{ mA}, V_{DD} = V_{DD} \text{ (min)}$ | 0.7V _{DD} | | | v |
| | High-level Output Voltage | PCI | I _{OH} = -500 μA | 0.9V _{DD} | | | - V |
| V | Low-level Output Voltage | PO11 | $I_{OL} = 1.4 \text{ mA}, V_{DD} = V_{DD} \text{ (min)}$ | | | 0.4 | V |
| V _{OL} | | PCI | I _{OL} = 1.5 mA | | | 0.1V _{DD} | - V |

 Table 9.
 3.3V DC Characteristics

Applicable over recommended operating temperature and voltage range unless otherwise noted.

| Symbol | Parameter | Buffer | Test Condition | Min | Тур | Max | Units |
|-------------------|--|---------------------------|--|----------------------|-----|----------------------|-------|
| T _A | Operating Temperature | All | | -55 | | 125 | °C |
| V _{DD} | Supply Voltage | All | | 3.0 | 3.3 | 3.6 | V |
| | High lovel Input Current | CMOS | $V_{IN} = V_{DD}, V_{DD} = V_{DD} (max)$ | | | 10 | |
| I _{IH} | High-level Input Current | PCI | | | | 10 | μA |
| 1 | Low-level Input Current | CMOS | $V_{IN} = V_{SS}, V_{DD} = V_{DD} (max)$ | -10 | | | |
| I _{IL} | Low-level input Current | PCI | | -10 | | | μA |
| I _{OZ} | High-impedance State Output Current | All | $V_{IN} = V_{DD} \text{ or } V_{SS},$ $V_{DD} = V_{DD} \text{ (max), No pull-up}$ | -10 | | 10 | μA |
| | Output Short-circuit Current | PO11 | $V_{OUT} = V_{DD}, V_{DD} = V_{DD} (max)$ | | 14 | | mA |
| l _{os} | | PO11 | $V_{OUT} = V_{SS}, V_{DD} = V_{DD} (max)$ | | -9 | | |
| | High-level Input Voltage | CMOS, LVTTL | | 2.0 | | | |
| V _{IH} | | PCI | | 0.475V _{DD} | | | v |
| ▼ IH | | CMOS/TTL-level Schmitt | | 2.0 | 1.7 | | |
| V _{IL} L | | CMOS | | | | 0.8 | |
| | Low-level Input Voltage | PCI | | | | 0.325V _{DD} | v |
| | | CMOS/TTL-level Schmitt | | | 1.1 | 0.8 | |
| V _{HYS} | Hysteresis | TTL-level Schmitt | | | 0.6 | | V |

Table 9. 3.3V DC Characteristics

| V _{OH} | High-level Output Voltage | PO11 | $I_{OH} = 2 \text{ mA}, V_{DD} = V_{DD} \text{ (min)}$ | 0.7V _{DD} | | V |
|-----------------|---------------------------|------|--|--------------------|--------------------|---|
| | | PCI | I _{OH} = -500 μA | 0.9V _{DD} | | v |
| V _{OL} | Low-level Output Voltage | PO11 | $I_{OL} = 2 \text{ mA}, V_{DD} = V_{DD} \text{ (min)}$ | | 0.4 | V |
| | | PCI | I _{OL} = 1.5 mA | | 0.1V _{DD} | v |

Applicable over recommended operating temperature and voltage range unless otherwise noted.





Table 10. 5.0V DC Characteristics

Applicable over recommended operating temperature and voltage range unless otherwise noted.

| Symbol | Parameter | Buffer | Test Condition | Min | Тур | Max | Units | |
|-------------------------------------|--|---------------------------|---|----------------------|--------------------|----------------------|-------|--|
| T _A | Operating Temperature | All | | -55 | | 125 | °C | |
| V _{DD} | Supply Voltage | 5V Tolerant | | 3.0 | 3.3 | 3.6 | V | |
| V _{DD5} | Supply Voltage | 5V Compliant | | 4.5 | 5.0 | 5.5 | V | |
| I _{IH} | High-level Input Current | CMOS | $V_{IN} = V_{DD}, V_{DD} = V_{DD} (max)$ | | | 10 | μA | |
| I _{IL} | Low-level Input Current | CMOS | $V_{IN} = V_{SS}, V_{DD} = V_{DD} (max)$ | -10 | | | μA | |
| I _{oz} | High-impedance State Output Current | All | $V_{IN} = V_{DD} \text{ or } V_{SS},$ $V_{DD} = V_{DD} \text{ (max)},$ No pull up | -10 | | 10 | μΑ | |
| 1 | Output Short-circuit | PO11V | $V_{OUT} = V_{DD}, V_{DD} = V_{DD} (max)$ | | 8 | | m۸ | |
| Current | Current | PO11V | $V_{OUT} = V_{SS}, V_{DD} = V_{DD} (max)$ | | -7 | | mA | |
| | High-level Input Voltage | PICV, PICV5 | | 2.0 | 5.0 | 5.5 | | |
| V | | PCI | | 0.475V _{DD} | 5.0 | 5.5 | v | |
| V _{IH} High-level Input Vo | ▼ IH | righ-level input voltage | CMOS/TTL-level Schmitt | | 2.0 | 1.7 | | |
| | | PICV, PICV5 | | | 0.5V _{DD} | 0.8 | | |
| V _{IL} | Low-level Input Voltage | PCI | | | | 0.325V _{DD} | v | |
| ۷IL | | CMOS/TTL-level Schmitt | | | 1.1 | 0.8 | | |
| V _{HYS} | Hysteresis | CMOS/TTL-level Schmitt | | | 0.6 | | V | |
| V | High-level Output | PO11V | I _{OH} = -1.7 mA | 0.7V _{DD} | | | v | |
| V _{OH} | Voltage | PO11V5 | I _{OH} = -1.7 mA | 0.7V _{DD5} | | | v | |
| V _{OL} | Low-level Output Voltage | PO11V, PO11V5 | I _{OL} = 1.7 mA | | | 0.5 | V | |

I/O Buffer DC Characteristics

| Symbol | Parameter | Test Condition | Typical | Units |
|------------------|----------------------------------|----------------|---------|-------|
| C _{IN} | Capacitance, Input Buffer (die) | 3.3V | 2.4 | pF |
| C _{OUT} | Capacitance, Output Buffer (die) | 3.3V | 5.6 | pF |
| C _{I/O} | Capacitance, Bidirectional | 3.3V | 6.6 | pF |

Testability Techniques

For complex designs involving blocks of memory and/or cores, careful attention must be given to design-for-test techniques. The sheer size of complex designs requires the use of more efficient testability techniques. Combinations of SCAN paths, multiplexed access to memory and/or core blocks, and built-in self-test logic (in addition to functional test patterns) must be employed to provide both the user and Atmel with the ability to test the finished product.

An example of a highly complex design could include a PLL for clock management or synthesis, a microprocessor or DSP engine or both, SRAM to support the microprocessor or DSP engine, and glue logic to support the interconnectivity of each of these blocks. The design of each of these blocks must take into consideration the fact that the manufactured device will be tested on a high-performance digital tester. Combinations of parametric, functional and structural tests, defined for digital testers, should be employed to create a suite of manufacturing tests.

The type of block dictates the type of testability technique to be employed. The PLL will, by construction, provide access to key nodes so that functional and/or parametric testing can be performed. Since a digital tester must control all the clocks during the testing of an ASIC, provisions must be made for the VCO to be bypassed. Atmel's PLLs include a multiplexing capability for just this purpose. The addition of a few pins will allow other portions of the PLL to be isolated for test without impinging upon the normal functionality.

In a similar vein, access to microprocessor, DSP and SRAM blocks must be provided so that controllability and observability of the inputs and outputs to the blocks are achieved with the minimum amount of preconditioning. The ARM microprocessor, AVR microcontroller and OakDSPCore/TeakDSPCore/PalmDSPCore digital signal processors all support SCAN testing. SRAM blocks need to provide access to both address and data ports so that comprehensive memory tests can be performed. Multiplexing I/O pins is a method for providing this accessibility.

The glue logic can be designed using full SCAN techniques to enhance its testability.

It should be noted that in almost all of these cases, the purpose of the testability technique is to give Atmel a means to assess the structural integrity of an ASIC, i.e., sort devices with manufacturing-induced defects. All of the techniques described above should be considered supplemental to a set of patterns that exercise the functionality of the design in its anticipated operating modes.





Advanced Packaging

The ATL35 Series ASICs are offered in a wide variety of standard packages, including plastic and ceramic quad flatpacks, thin quad flatpacks, ceramic pin grid arrays and ball grid arrays. High-volume onshore and offshore contractors provide assembly and test for commercial product, with prototype capability in Colorado Springs. Custom package designs are also available as required to meet a customer's specific needs, and are supported through Atmel's package design center. If a standard package cannot meet a customer's needs, a package can be designed to precisely fit the customer-specific application and to maintain the performance obtained in silicon. Atmel has delivered custom-designed packages in a wide variety of configurations.

| Package Type | Pin Count |
|-------------------------------|--|
| PQFP | 44, 52, 64, 80, 100, 120, 128, 132, 144, 160, 184, 208, 240, 304 |
| Power Quad | 144, 160, 208, 240, 304 |
| L/TQFP | 32, 44, 48, 64, 80, 100, 120, 128, 144, 160, 176, 216 |
| PLCC | 20, 28, 32, 44, 52, 68, 84 |
| CPGA | 64, 68, 84, 100, 124, 144, 155, 180, 223, 224, 299, 391 |
| CQFP | 64, 68, 84, 100, 120, 132, 144, 160, 224, 340 |
| PBGA | 121, 169, 208, 217, 225, 256, 272, 300, 304, 313, 316, 329, 352, 388, 420, 456 |
| Super BGA | 168, 204, 240, 256, 304, 352, 432, 560, 600 |
| Low-profile BGA | 132, 144, 160, 180, 208 |
| Chip-scale BGA ⁽¹⁾ | 40, 49, 56, 64, 81, 84, 96, 100, 128 |

| Table | 11 | Packaging | Ontions |
|-------|----|------------|---------|
| Iable | | r ackaying | Options |

Note: 1. Partial List



Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

e-mail

literature@atmel.com


Web Site http://www.atmel.com

© Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL[®] and AVR[®] are registered trademarks of Atmel.

ARM7TDMI[™] is a trademark of ARM Limited; OakDSPCore[™], Teak[™] and PalmDSPCore[™] are trademarks of DSP Group; Cadence[®] is a registered trademark and Opus[™], NC Verilog[™], Pearl[™], Verilog-XL[™] and Build-Gates[™] are trademarks of Cadence Design Systems, Inc.; MentorGraphics[®] and ModelSim[®] are registered trademarks and Leonardo Spectrum[™] is a trademark of Mentor Graphics; Design Compiler[™], PrimeTime VCS[™] and Euclastic and Euclastic and Euclastic and Euclastic and Complex[™] are trademark of Cadence Design Systems, Inc.; MentorGraphics[®] and ModelSim[®] are registered trademarks and Leonardo Spectrum[™] is a trademark of Mentor Graphics; Design Compiler[™], PrimeTime VCS[™] and Euclastic and Floorplan Manager[™] are trademarks and Synposys[®] and TetraMax[®] are registered trademarks of Synopsys; Novas Software[®] and Debussy[®] are registered trademarks of Novas Software, Inc.; Silicon Perspective[®] and First Encounter[®] are registered trademarks of Silicon Perspective. Other terms and product names may be the trademarks of others.



0802F-ASIC-05/02