ChipFind - документация

Электронный компонент: ADM8211

Скачать:  PDF   ZIP
/home/web/doc/html/etc/224552
background image
ADMtek
Partnership Now & Future
1
ADM8211
IEEE802.11b WLAN NIC Solution
PCI/miniPCI/Cardbus Interface with MAC Unit +
Baseband Processor (BBP)
DATASHEET

Rev. 1.1
Feb, 2003
Information in this document is provided in connection with ADMtek products. ADMtek may make changes to
specifications and product descriptions at any time, without notice. Designers must not rely on the absence or
characteristics of any features or instructions marked "reserved" or "undefined." ADMtek reserves these for future
definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to
them.
The products may contain design defects or errors known as errata, which may cause the product to deviate from
published specifications. Current characterized errata are available on request. To obtain latest documents, please contact
your local ADMtek sales office or your distributor or visit ADMtek's website at http://www.ADMtek.com.tw
*Third-party brands and names are the property of their respective owners.
background image
ADMtek
Partnership Now & Future
2
REVISION HISTORY
Revision Date Revision Description
Mar, 2002
0.1
Draft
Apr, 2002
0.3
Preliminary version
Apr, 2002
0.4
Change EEPROM format
Rename GPIO0
May, 2002
0.5
Rename EEPROM [54:60] as Tx Power
May, 2002
0.6
Add missed pins in Pin Description, C1, C2, D1, D2
Oct, 2002
0.7
Remove unnecessary chapters
Update EEPROM format
Nov, 2002
0.8
Remove PWRLEDACT
Remove GPIO2
Feb, 2003
1.0
Formal release
Mar, 2003
1.1
Correct Chapter 6, Electrical Specifications
background image
ADMtek
Partnership Now & Future
3
Content
1
GENERAL DESCRIPTION.................................................................5
2
FEATURES ............................................................................................6
2.1
H
OST
PCI
INTERFACE
.....................................................................................................................6
2.2
I
NDUSTRY STANDARD
......................................................................................................................6
2.3
802.11 MAC ....................................................................................................................................6
2.4
WEP ................................................................................................................................................6
2.5
WLAN TX/RX FIFO .....................................................................................................................7
2.6
WLAN S
YNTHESIZER
I
NTERFACE
.................................................................................................7
2.7
EEPROM I
NTERFACE
....................................................................................................................7
2.8
LED D
ISPLAY
..................................................................................................................................7
2.9
M
ISCELLANEOUS
.............................................................................................................................7
3
APPLICATION DIAGRAM.................................................................8
4
PIN ASSIGNMENT DIAGRAM..........................................................9
5
PIN DESCRIPTION............................................................................10
5.1
PCI I
NTERFACE
.............................................................................................................................10
5.2
EEPROM I
NTERFACE
.................................................................................................................. 11
5.3
S
ERIAL
I
NTERFACE TO
S
YNTHESIZER
..........................................................................................12
5.4
RF I/F ............................................................................................................................................12
5.5
LED
DISPLAY
, GPIO.....................................................................................................................12
5.6
M
ISCELLANEOUS
...........................................................................................................................13
5.7
O
N CHIP REGULATOR
P
INS
............................................................................................................13
5.8
D
IGITAL
P
OWER
P
INS
...................................................................................................................13
5.9
A
NALOG
P
OWER
P
INS
...................................................................................................................13
background image
ADMtek
Partnership Now & Future
4
5.10
C
LOCK
P
INS
..................................................................................................................................13
6
ELECTRICAL SPECIFICATIONS AND TIMINGS ......................14
6.1
A
BSOLUTE
M
AXIMUM
R
ATINGS
...................................................................................................14
6.2
O
PERATING
C
ONDITION
................................................................................................................14
6.3
DC S
PECIFICATIONS
.....................................................................................................................14
6.4
EEPROM I
NTERFACE
DC
SPECIFICATION
..................................................................................14
6.5
GPIO I
NTERFACE
DC S
PECIFICATION
........................................................................................15
6.6
R
ESET
T
IMING
...............................................................................................................................15
6.7
EEPROM I
NTERFACE
T
IMING
S
PECIFICATION
..........................................................................15
7
PACKAGE............................................................................................17
background image
5
ADMtek
Partnership Now & Future
1
1
G
G
e
e
n
n
e
e
r
r
a
a
l
l
D
D
e
e
s
s
c
c
r
r
i
i
p
p
t
t
i
i
o
o
n
n
ADM8211 is a high performance PCI/miniPCI/Cardbus single chip with WLAN MAC controller and
Baseband processor integrated.
ADMtek is the leading of networking SOC, based on mature experience, ADM8211 is designed as
hardwired architecture to reach the cost effective target.
With the features of SRAM-needless, power saving, WEP/fix, small-package...etc. ADM8211 is
versatile for WLAN system manufacturers to develop IEEE 802.11b wireless product.
P
C
I/IF
C
o
n
t
ro
l
Tx Buffer
Management
Tx FIFO
Rx FIFO
Tx MAC
Rx Buffer
Management
Arbiter
WEP Engine
Rx MAC
WLAN CSR
WLAN CR
Magic Pkt / Wake-up
Frame
S
y
n
t
h
e
s
i
z
e
r
,
R
F
I/F
EEPROM I/F
LED/GPIO
Clock Gen
Modulator
Demodulator
ADC
DAC
Preamble/Header