ChipFind - документация

Электронный компонент: 82C861

Скачать:  PDF   ZIP
Revision: 1.0
912-3000-049
May 27, 1998
OPTi
FireLink
82C861
PCI-to-USB Bridge
Data Book
OPTi Inc.
888 Tasman Drive
Milpitas, CA 95035
Tel: (408) 486-8000
Fax: (408) 486-8001
WWW: http://www.opti.com/
ii
Copyright
Copyright 1997, OPTi Inc. All rights reserved. No part of this publication may be reproduced, transmitted, tran-
scribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any
means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, without the prior written per-
mission of OPTi Inc., 888 Tasman Drive, Milpitas, CA 95035.
Disclaimer
OPTi Inc. makes no representations or warranties with respect to the design and documentation herein
described and especially disclaims any implied warranties of merchantability or fitness for any particular purpose.
Further, OPTi Inc. reserves the right to revise the design and associated documentation and to make changes
from time to time in the content without obligation of OPTi Inc. to notify any person of such revisions or changes.
Trademarks
OPTi and OPTi Inc. are registered trademarks of OPTi Inc. All other trademarks and copyrights are the property
of their respective holders.
FireLink
Table of Contents
OPTi
912-2000-015
Page iii
Revision: 1.0
1.0
Features ............................................................................................................................ 1
2.0
Overview ........................................................................................................................... 1
2.1
Replacing CMD USB0670/3 with OPTi's 82C861 FireLink ............................................................ 2
2.2
Power Management Features ............................................................................................................ 2
2.2.1
Enabling CLKRUN#................................................................................................................ 3
2.2.2
Putting FireLink into Suspend State ....................................................................................... 3
3.0
Signal Definitions ............................................................................................................. 4
3.1
Terminology/Nomenclature Conventions ........................................................................................ 4
3.2
Signal Descriptions ............................................................................................................................ 7
3.2.1
Clock and Reset Interface Signals ......................................................................................... 7
3.2.2
PCI Bus Interface Signals....................................................................................................... 7
3.2.3
USB Interface Signals ............................................................................................................ 9
3.2.4
Legacy and Interrupt Interface Signals .................................................................................10
3.2.5
USB Power and Misc. Signals ..............................................................................................10
3.2.6
Power and Ground Pins .......................................................................................................11
3.2.7
Firelink 82C861 Strapping Options.......................................................................................11
4.0
Functional Description .................................................................................................. 12
4.1
Universal Serial Bus (USB) ..............................................................................................................12
4.1.1
PCI Controller .......................................................................................................................13
4.1.2
Host Controller......................................................................................................................14
4.1.2.1
Legacy Support .....................................................................................................16
5.0
Register Descriptions .................................................................................................... 17
5.1
PCICFG Register Space ...................................................................................................................17
5.2
Host Controller Register Space.......................................................................................................21
FireLink
OPTi
Table of Contents (cont.)
Page iv
912-2000-015
Revision: 1.0
5.2.1
Legacy Support Registers .................................................................................................... 31
6.0
Electrical Ratings ........................................................................................................... 33
6.1
Absolute Maximum Ratings............................................................................................................. 33
6.2
DC Characteristics: VCC = 3.3V or 5.0V 5%, TA = 0C to +70C................................................. 33
6.3
AC Characteristics (Preliminary)..................................................................................................... 34
6.3.1
PCI Bus AC Timings............................................................................................................. 34
6.3.2
USB AC Timings: Full Speed Source ................................................................................... 35
6.3.3
USB AC Timings: Low Speed Source .................................................................................. 36
7.0
Mechanical Package Outlines....................................................................................... 38
8.0
NAND Tree Test Mode ................................................................................................... 40
FireLink
List of Figures
OPTi
912-2000-015
Page v
Revision: 1.0
Figure 2-1
FireLink Block Diagram ................................................................................................................... 1
Figure 3-1
LQFP Pin Diagram (Note) ............................................................................................................... 5
Figure 4-1
USB Functional Block Diagram .....................................................................................................12
Figure 6-1
Setup Timing Waveform ................................................................................................................34
Figure 6-2
Hold Timing Waveform ..................................................................................................................34
Figure 6-3
Output Delay Timing Waveform.....................................................................................................34
Figure 6-4
Differential Data Jitter ....................................................................................................................37
Figure 6-5
Differential to EOP Transition Skew and EOP Width.....................................................................37
Figure 6-6
Receiver Jitter Tolerance...............................................................................................................37
Figure 7-1
100-Pin Low-Profile Quad Flat Pack (LQFP).................................................................................38
Figure 7-2
100-Pin Quad Flat Pack (QFP)......................................................................................................39