=
Power Supply Monitor ASIC
ADM1040
FEATURES
Monitors Multiple Voltage Rails (240VA Lim-
ited)
Monitors Bulk DC, Op-Amp Supply, 5V Supply
Monitors Voltage Rails 1,2 and 3 Currents
Up to 3 Fan Speed Measurement Channels
Up to 6 General-Purpose Logic Inputs
External Temperature Measurement with Remote
Diode (Two Channels)
On-Chip Temperature Sensor
Limit Comparison of all Monitored Values
FUNCTIONAL BLOCK DIAGRAM
REV. PrG 01/'01
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700
World Wide Web Site: http://www.analog.com
Fax: 617/326-8703
Analog Devices, Inc., 2001
Preliminary Technical Data
SMBus is a trademark
Analog Fan Speed Control Output
SMBus
TM
Compatible Serial Interface
SMBus ALERT Capability
512 Bytes On-Chip, Write-Protected E
2
PROM
Shutdown Output for Overtemperature and
240VA Faults
APPLICATIONS
Network Servers and Personal Computers
Microprocessor-Based Office Equipment
Test Equipment and Measuring Instruments
PRELIMINARY TECHNICAL DATA
INPUT
SIGNAL
CONDITIONING
AND
ANALOG
MULTIPLEXER
BANDGAP
REFERENCE
GND
SERIAL
BUS
INTERFACE
SCL
SDA
GPIO
REGISTERS
A0/NTEST_OUT
ADDRESS
POINTER
REGISTER
ADM1040
TEMPERATURE
CONFIGURATION
REGISTER
FAN
SPEED
COUNTER
8-BIT
ADC
8K BYTES
E2PROM
V
DD
/5VSB
GPI2/I2_+
GPI3/I2_-/AIN2
GPI4/I3_+
GPI5/I3_-
D1-/GPI2
D1+/GPI3
D2-/GPI4/FAN2
D2+/GPI5/FAN3
I1_+
I1_-/AIN1
AIN3
AIN4
AIN5
GPI0
FAN1/GPI1
VALUE AND
LIMIT
REGISTERS
LIMIT
COMPARATORS
INT MASK
REGISTERS
CONFIGURATION
REGISTERS
INTERRU PT
STATUS
REGISTERS
INTERRUPT
MASKING
ANALOG
OUTPUT REGISTER
AND 8-BIT DAC
ALERT
1
BANDGAP
TEMP.
SENSOR
4
5
7
9
10
11
12
13
14
15
16
17
18
19
20
21
V
DD
A1
2
3
22
23
8
6
FROM NAND
TREE OUTPUT
TO NAND
TREE
ENABLE
24
SHDN
DAC/NTEST_IN
PDF 
ZIP