ChipFind - документация

Электронный компонент: AD8666

Скачать:  PDF   ZIP
www.docs.chipfind.ru
background image
16 V, 4 MHz Rail-to-Rail
Output Amplifiers
AD8665/AD8666/AD8668
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.


One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
2006 Analog Devices, Inc. All rights reserved.
FEATURES
Offset voltage: 2.5 mV max
Low input bias current: 1 pA max
Single-supply operation: 5 V to 16 V
Dual-supply operation: 2.5 V to 8 V
Low noise: 8 nV/Hz @ 10 kHz
Wide bandwidth: 4 MHz
Rail-to-rail output
Unity-gain stable
Lead-free packaging
APPLICATIONS
Sensor amplification
Reference buffers
Medical equipment
Physiological measurements
Signal filters and conditioning
Consumer audio
Photodiode amplification
ADC driver
Level shifting circuits
GENERAL DESCRIPTION
The AD866x family are single supply, rail-to-rail output
amplifiers with low noise performance featuring an extended
operating range with supply voltages up to 16 V. They also
feature low input bias currents, wide signal bandwidth, and low
input voltage and current noise. For lower offset voltage, choose
the AD8661/AD8662/AD8664 family
.
The combination of low offsets, very low input bias currents,
and wide supply range make these amplifiers useful in a wide
variety of cost sensitive applications normally associated with
much higher priced JFET amplifiers. Systems using high
impedance sensors, such as photo diodes, benefit from the
combination of low input bias current, low noise, and low offset
and bandwidth. The wide operating voltage range matches high
performance ADCs and DACs. Audio applications and medical
monitoring equipment can take advantage of the high input
impedance, low voltage and current noise, wide bandwidth, and
the lack of popcorn noise found in many other low input bias
current amplifiers.
The AD866x family is specified over the extended industrial
temperature range (-40C to +125C).
PIN CONFIGURATIONS
1
2
3
5
4
IN
+IN
V+
OUT
AD8665
TOP VIEW
(Not to Scale)
V
0
61
95-
0
39
Figure 1. AD8665, 5-Lead SOT-23 (RJ-5)
NC
1
IN
2
+IN
3
VEE
4
NC
8
VCC
7
OUT
6
NC
5
AD8665
TOP VIEW
(Not to Scale)
NC = NO CONNECT
0
61
95-
0
40
Figure 2. AD8665, 8-Lead SOIC_N (R-8)
OUT A
1
IN A
2
+IN A
3
V
4
V+
8
OUT B
7
IN B
6
+IN B
5
AD8666
TOP VIEW
(Not to Scale)
06
01
8-
0
01
Figure 3. AD8666, 8-Lead SOIC_N (R-8)
OUT A
1
IN A
2
+IN A
3
V
4
V+
8
OUT B
7
IN B
6
+IN B
5
AD8666
TOP VIEW
(Not to Scale)
061
95-
0
02
Figure 4. AD8666, 8-Lead MSOP (RM-8)
1
2
3
4
5
6
7
AD8668
IN A
+IN A
V+
OUT B
IN B
+IN B
OUT A
14
13
12
11
10
9
8
IN D
+IN D
V
OUT C
IN C
+IN C
OUT D
TOP VIEW
(Not to Scale)
06
19
5-
00
3
Figure 5. AD8668, 14-Lead TSSOP (RU-14)
OUT A
IN A
+IN A
V+
OUT D
IN D
+IN D
V
+IN B
+IN C
IN B
OUT B
IN C
OUT C
AD8648
TOP VIEW
(Not to Scale)
OUT A
AD8668
TOP VIEW
(Not to Scale)
AD8648
TOP VIEW
(Not to Scale)
6
1
2
3
4
5
7
14
13
12
11
10
9
8
AD8668
TOP VIEW
(Not to Scale)
06
19
5-
0
04
Figure 6. AD8668, 14-Lead SOIC_N (R-14)
background image
AD8665/AD8666/AD8668
Rev. A | Page 2 of 16
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications....................................................................................... 1
General Description ......................................................................... 1
Pin Configurations ........................................................................... 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Absolute Maximum Ratings ............................................................5
Thermal Resistance .......................................................................5
ESD Caution...................................................................................5
Typical Performance Characteristics ..............................................6
Outline Dimensions ....................................................................... 12
Ordering Guide .......................................................................... 13
REVISION HISTORY
10/06--Rev. 0 to Rev. A
Added AD8665 ...................................................................Universal
Added New Figure 1 and Figure 2,
Renumbered Sequentially................................................................ 1
Changes to Table 4............................................................................ 5
Changes to Figure 8, Figure 9, and Figure 11 ............................... 6
Change to Figure 40 ....................................................................... 11
Updated Outline Dimensions ....................................................... 12
Changes to Ordering Guide .......................................................... 13
4/06--Rev 0: Initial Version
background image
AD8665/AD8666/AD8668
Rev. A | Page 3 of 16
SPECIFICATIONS
V
DD
= 5.0 V, V
CM
= V
DD
/2, T
A
= 25
o
C, unless otherwise noted.
Table 1.
Parameter Symbol
Conditions
Min
Typ
Max
Unit
INPUT CHARACTERISTICS
Offset Voltage
V
OS
V
CM
= 2.5 V
0.7
2.5
mV
V
CM
= -0.1 V to +3.0 V
3.0
mV
-40C
<
T
A
< +125C
5.0
mV
Offset Voltage Drift
V
OS
/T -40C
<
T
A
< +125C
3.0
10
V/C
Input Bias Current
I
B
0.2
1
pA
-40C
<
T
A
< +125C
550
pA
Input Offset Current
I
OS
0.1
0.5
pA
-40C
<
T
A
< +125C
70
pA
Input Voltage Range
V
CM
-0.1
+3.0
V
Common-Mode Rejection Ratio
CMRR
V
CM
= -0.1 V to +3.0 V
84
100
dB
-40C
<
T
A
< +125C
79
dB
Large-Signal Voltage Gain
A
VO
R
L
= 2 k, V
O
= 0.5 V to 4.5 V
68
145
V/mV
OUTPUT CHARACTERISTICS
Output Voltage High
V
OH
I
OUT
= 1 mA
4.88
4.93
V
-40C
<
T
A
< +125C
4.86
V
Output Voltage Low
V
OL
I
OUT
= 1 mA
50
85
mV
-40C
<
T
A
< +125C
105
mV
Short-Circuit Output Current
I
SC
19
mA
Closed-Loop Output Impedance
Z
OUT
At 1 MHz, A
V
= 1
50
POWER SUPPLY
Power Supply Rejection Ratio
PSRR
V
DD
= 5.0 V to 16 V
98
115
dB
-40C
<
T
A
< +125C
94
dB
Supply Current per Amplifier
I
SY
1.1
1.4
mA
-40C
<
T
A
< +125C
2.0
mA
DYNAMIC PERFORMANCE
Slew Rate
SR
R
L
= 2 k
3.5
V/s
Gain Bandwidth Product
GBP
4
MHz
Phase Margin
M
70
Degrees
NOISE PERFORMANCE
Peak-to-Peak Noise
e
n
p-p
0.1 Hz to 10 Hz
2.4
V p-p
Voltage Noise Density
e
n
f = 1 kHz
10
nV/Hz
f = 10 kHz
8
nV/Hz
Channel Separation
CS
f = 10 kHz
-115
dB
background image
AD8665/AD8666/AD8668
Rev. A | Page 4 of 16
V
DD
= 16 V, V
CM
= V
DD
/2, T
A
= 25
o
C, unless otherwise noted.
Table 2.
Parameter Symbol
Conditions
Min
Typ
Max
Unit
INPUT
CHARACTERISTICS
Offset Voltage
V
OS
V
CM
= 8 V
0.6
2.5
mV
V
CM
= -0.1 V to +14.0 V
3.0
mV
-40C
<
T
A
< +125C
5.0
mV
Offset Voltage Drift
V
OS
/T -40C
<
T
A
< +125C
3.0
10
V/C
Input Bias Current
I
B
0.2
1
pA
-40C
<
T
A
< +125C
550
pA
Input Offset Current
I
OS
0.1
0.5
pA
-40C
<
T
A
< +125C
70
pA
Input Voltage Range
V
CM
-0.1
+14.0
V
Common-Mode Rejection Ratio
CMRR
V
CM
= -0.1 V to +14.0 V
90
110
dB
-40C
<
T
A
< +125C
80
dB
Large-Signal Voltage Gain
A
VO
R
L
= 2 k, V
O
= 0.5 V to 15.5 V
130
255
V/mV
OUTPUT
CHARACTERISTICS
Output Voltage High
V
OH
I
OUT
= 1 mA
15.94
15.96
V
-40C
<
T
A
< +125C
15.90
V
Output Voltage Low
V
OL
I
OUT
= 1 mA
22
40
mV
-40C
<
T
A
< +125C
50
mV
Short-Circuit Output Current
I
SC
140
mA
Closed-Loop Output Impedance
Z
OUT
At 1 MHz, A
V
= 1
50
POWER
SUPPLY
Power Supply Rejection Ratio
PSRR
V
DD
= 5.0 V to 16 V
98
115
dB
-40C
<
T
A
< +125C
94
dB
Supply Current per Amplifier
I
SY
1.15
1.55
mA
-40C
<
T
A
< +125C
2.0
mA
DYNAMIC PERFORMANCE
Slew Rate
SR
R
L
= 2 k
3.5
V/s
Gain Bandwidth Product
GBP
4
MHz
Phase Margin
M
73
Degrees
NOISE
PERFORMANCE
Peak-to-Peak Noise
e
n
p-p
0.1 Hz to 10 Hz
2.5
V p-p
Voltage Noise Density
e
n
f = 1 kHz
10
nV/Hz
f = 10 kHz
8
nV/Hz
Channel Separation
CS
f = 10 kHz
-115
dB
background image
AD8665/AD8666/AD8668
Rev. A | Page 5 of 16
ABSOLUTE MAXIMUM RATINGS
Table 3.
Parameter Rating
Supply Voltage
18 V
Input Voltage
GND to V
DD
Differential Input Voltage
18 V
Output Short-Circuit to GND
Indefinite
Storage Temperature Range
-65C to +150C
Operating Temperature Range
-40C to +125C
Lead Temperature (Soldering, 60 sec)
300C
Junction Temperature
150C
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
THERMAL RESISTANCE
Table 4. Thermal Resistance
Package Type
JA
JC
Unit
5-Lead SOT-23 (RJ-5)
240
92
C/W
8-Lead SOIC_N (R-8)
158
43
C/W
8-Lead MSOP (RM-8)
210
45
C/W
14-Lead SOIC (R-14)
120
36
C/W
14-Lead TSSOP (RU-14)
180
35
C/W
ESD CAUTION
background image
AD8665/AD8666/AD8668
Rev. A | Page 6 of 16
TYPICAL PERFORMANCE CHARACTERISTICS
100
0
3
3
INPUT OFFSET VOLTAGE (mV)
NUM
BE
R
O
F
AM
P
L
I
F
I
E
RS
90
80
70
60
50
40
30
20
10
2
1
0
1
2
V
DD
= 16V
V
CM
= 8V
T
A
= 25C
600 AMPLIFIERS
06
19
5-
0
05
TEMPERATURE (C)
I
NP
UT
BI
AS
CURRE
NT
(
p
A)
40
0
300
250
200
150
100
50
120
100
80
40
60
20
0
20
V
S
= 5V AND 16V
06
19
5-
0
08
Figure 10. Input Bias Current vs. Temperature
Figure 7. Input Offset Voltage Distribution
20
0
0
12
10000
0.1
0.001
100
LOAD CURRENT (mA)
O
UT
P
UT
S
AT
URAT
I
O
N V
O
L
T
AG
E
(
m
V
)
TCV
OS
(V/C)
N
U
M
B
E
R
OF
A
M
P
L
IF
IE
R
S
V
DD
= 16V
T
A
= 25C
V
DD
= 16V
V
CM
= 8V
40C < T
A
< +125C
300 AMPLIFIERS
18
16
14
12
10
8
6
4
2
1
2
3
4
5
6
7
8
9
10
11
06
19
5-
0
06
Figure 8. V
OS
Drift (TCV
OS
) Distribution
5
5
1
15
INPUT COMMON-MODE VOLTAGE (V)
I
N
PU
T
O
F
F
S
ET
VO
L
T
A
G
E (
m
V
)
4
3
2
1
0
1
2
3
4
0
1
2
3
4
5
6
7
8
9 10 11 12 13 14
V
DD
= 16V
T
A
= 25C
0
61
95
-
0
07
Figure 9. Offset Voltage vs. Common-Mode Voltage
0.01
0.1
1
10
1
10
100
1000
V
DD
TO V
OH
SOURCING
V
OL
SINKING
0
61
95
-
0
09
Figure 11. Output Saturation Voltage vs. Load Current
100
0
40
120
TEMPERATURE (C)
O
U
T
PU
T
SA
T
U
R
A
T
I
O
N
VO
L
T
A
G
E

(
m
V)
80
60
40
20
20
0
20
40
60
80
100
V
DD
= 16V
I
OUT
= 1mA
V
DD
TO V
OH
SOURCING
V
OL
SINKING
0
61
95
-
01
0
Figure 12. Output Saturation Voltage vs. Temperature
background image
AD8665/AD8666/AD8668
Rev. A | Page 7 of 16
100
0
1k
4M
FREQUENCY (Hz)
P
S
RR (
d
B
)
10k
100k
1M
80
60
40
20
V
DD
= 16V
T
A
= 25C
PSRR
PSRR+
0
61
95
-
0
14
80
20
1k
10M
FREQUENCY (Hz)
O
P
E
N
-
L
OOP
GA
IN
(dB
)
10k
100k
1M
60
40
20
0
0
225
O
P
EN
-
L
O
O
P PH
A
S
E SH
I
F
T
(D
e
g
r
e
e
s)
45
90
135
180
V
DD
= 16V
R
L
= 2k
C
L
= 10pF
M
= 73
GAIN
PHASE
06
19
5-
0
11
Figure 16. Power Supply Rejection Ratio vs. Frequency
Figure 13. Open-Loop Gain and Phase vs. Frequency
100
1
10
10k
FREQUENCY (Hz)
VO
L
T
A
G
E
N
O
I
SE D
E
N
S
I
T
Y (n
V/

Hz
)
100
1k
10
V
DD
= 5V TO 16V
T
A
= 25C
0
61
95
-
01
5
1000
0.01
100
10M
FREQUENCY (Hz)
Z
OU
T
(
)
1k
10k
100k
1M
0.1
1
10
100
A
V
= +100
V
DD
= 16V
A
V
= +1
06
19
5-
0
12
A
V
= +10
Figure 17. Voltage Noise Density vs. Frequency
Figure 14. Closed-Loop Output Impedance vs. Frequency
TIME (1s/DIV)
V
O
LTA
G
E
(
1
V
/D
IV
)
V
DD
= 5V TO 16V
T
A
= 25C
06
19
5-
0
1
6
120
0
1k
4M
FREQUENCY (Hz)
C
M
RR (
d
B)
10k
100k
1M
100
80
60
40
20
V
DD
= 16V
T
A
= 25C
06
19
5-
0
13
Figure 15. Common-Mode Rejection Ratio vs. Frequency
Figure 18. 0.1 Hz to 10 Hz Voltage Noise
background image
AD8665/AD8666/AD8668
Rev. A | Page 8 of 16
TIME (0.5s/DIV)
V
OU
T
(
2
0
m
V/
D
I
V)
V
DD
= 16V
R
L
= 10k
C
L
= 10pF
A
V
= +1
06
19
5-
01
7
TIME (5s/DIV)
0V
8V
100mV
0V
V
IN
V
OUT
V
DD
= 8V
A
V
= 100
06
19
5-
0
20
Figure 19. Small-Signal Transient Response
Figure 22. Positive Overload Recovery Time
TIME (2s/DIV)
V
OU
T
(V
)
V
DD
= 8V
R
L
= 10k
C
L
= 10pF
A
V
= +1
10
10
8
6
4
2
2
4
6
8
0
06
19
5-
0
18
TIME (5s/DIV)
8V
0V
0V
100mV
V
IN
V
OUT
V
DD
= 8V
A
V
= 100
06
19
5-
0
21
Figure 23. Negative Overload Recovery Time
Figure 20. Large-Signal Transient Response
80
0
3
3
INPUT OFFSET VOLTAGE (mV)
NUM
BE
R O
F
AM
P
L
I
F
I
E
RS
70
60
50
40
30
20
10
2
1
0
1
2
V
DD
= 5V
V
CM
= 2.5V
T
A
= 25C
550 AMPLIFIERS
06
19
5-
0
22
70
0
1
1000
LOAD CAPACITANCE (pF)
OV
E
R
S
H
OOT
(
%
)
10
100
60
50
40
30
20
10
V
DD
= 16V
V
IN
= 100mV p-p
+OS
OS
06
19
5-
0
19
Figure 24. Input Offset Voltage Distribution
Figure 21. Small-Signal Overshoot vs. Load Capacitance
background image
AD8665/AD8666/AD8668
Rev. A | Page 9 of 16
TCV
OS
(V/C)
N
U
MB
E
R
OF
A
M
P
L
IF
IE
R
S
30
0
0
10
120
0
40
120
TEMPERATURE (C)
O
UT
P
UT
S
AT
URAT
I
O
N V
O
L
T
AG
E
(
m
V
)
V
DD
= 5V
V
CM
= 2.5V
40C T
A
+125C
300 AMPLIFIERS
V
DD
= 5V
I
LOAD
= 1mA
25
20
15
10
5
100
80
60
40
20
V
DD
TO V
OH
SOURCING
20
0
20
40
60
80
100
V
OL
SINKING
06
19
5-
02
6
1
2
3
4
5
6
7
8
9
06
19
5-
0
23
Figure 28. Output Saturation Voltage vs. Temperature
Figure 25. V Drift (TCV ) Distribution
OS
OS
80
20
1k
10M
FREQUENCY (Hz)
OP
E
N
-
L
OOP
GA
IN
(
d
B
)
10k
100k
1M
60
40
20
0
0
225
O
P
EN
-
L
O
O
P

P
H
A
S
E SH
I
F
T
(
D
e
g
r
e
e
s
)
45
90
135
180
M
= 70
GAIN
PHASE
V
DD
= 5V
R
L
= 2k
C
L
= 10pF
06
19
5-
02
7
5
5
0.5
3.5
INPUT COMMON-MODE VOLTAGE (V)
I
N
PU
T
O
F
F
S
ET
VO
L
T
A
G
E (
m
V
)
4
3
2
1
0
1
2
3
4
0
0.5
1.0
1.5
2.0
2.5
3.0
V
DD
= 5V
T
A
= 25C
06
19
5-
02
4
Figure 29. Open-Loop Gain and Phase vs. Frequency
Figure 26. Offset Voltage vs. Common-Mode Voltage
1000
0.01
100
10M
FREQUENCY (Hz)
Z
OU
T
(
)
1k
10k
100k
1M
0.1
1
10
100
V
DD
= 5V
A
V
= +100
A
V
= +10
A
V
= +1
06
19
5-
0
28
0.1
0.001
LOAD CURRENT (mA)
O
UT
P
UT
S
AT
URAT
I
O
N V
O
L
T
AG
E
(
m
V
)
0.01
0.1
1
10 20
1
10
100
1000
3000
V
DD
= 5V
T
A
= 25C
V
DD
TO V
OH
SOURCING
V
OL
SINKING
06
19
5-
02
5
Figure 30. Closed-Loop Output Impedance vs. Frequency
Figure 27. Output Saturation Voltage vs. Load Current
background image
AD8665/AD8666/AD8668
Rev. A | Page 10 of 16
120
0
1k
4M
FREQUENCY (Hz)
CM
RR
(
d
B
)
10k
100k
1M
100
80
60
40
20
V
DD
= 5V
T
A
= 25C
0
61
95
-
0
29
TIME (1s/DIV)
V
OU
T
(V
)
1.5
2.5
1.0
0.5
0
0.5
1.0
1.5
2.0
V
DD
= 2.5V
R
L
= 10k
C
L
= 10pF
A
V
= +1
06
19
5-
03
2
Figure 34. Large-Signal Transient Response
Figure 31. Common-Mode Rejection Ratio vs. Frequency
100
0
1k
4M
FREQUENCY (Hz)
P
S
RR
(
d
B)
10k
100k
1M
80
60
40
20
V
DD
= 5V
T
A
= 25C
PSRR
PSRR+
06
19
5-
03
0
70
0
1
1000
LOAD CAPACITANCE (pF)
O
VER
SH
O
O
T
(
%
)
10
100
60
50
40
30
20
10
V
DD
= 5V
V
IN
= 100mV p-p
OS
+OS
06
19
5-
03
3
Figure 32. Power Supply Rejection Ratio vs. Frequency
Figure 35. Small-Signal Overshoot vs. Load Capacitance
TIME (0.4s/DIV)
V
OU
T
(
2
0
m
V/
D
I
V)
V
DD
= 5V
R
L
= 100k
C
L
= 10pF
A
V
= +1
06
19
5-
03
1
TIME (4s/DIV)
2.5V
0V
0V
100mV
V
DD
= 2.5V
A
V
= 100
V
OUT
V
IN
0
619
5-
0
34
Figure 36. Positive Overload Recovery Time
Figure 33. Small-Signal Transient Response
background image
AD8665/AD8666/AD8668
Rev. A | Page 11 of 16
2.00
0
0
1
SUPPLY VOLTAGE (V)
S
UP
P
L
Y
C
URRE
NT

(
m
A)
TIME (4s/DIV)
100mV
0V
0V
2.5V
V
DD
= 2.5V
A
V
= 100
V
OUT
V
IN
06
19
5-
0
35
6
1.75
1.50
1.25
1.00
0.75
0.50
0.25
2
4
6
8
10
12
14
0
61
95
-
03
7
Figure 37. Negative Overload Recovery Time
Figure 39. Supply Current vs. Supply Voltage
2.0
0
40
120
TEMPERATURE (C)
S
UP
P
L
Y
CU
RRE
NT
(
m
A)
1.8
1.6
1.4
1.2
1.0
0.8
0.6
0.4
0.2
20
0
20
40
60
80
100
V
OUT
= V
DD
/2
V
DD
= 16V
V
DD
= 5V
06
19
5-
03
6
TIME (10s/DIV)
V
O
LTA
G
E
(
V
)
V
OUT
V
IN
10
10
8
6
4
2
0
2
4
6
8
V
DD
= 8V
A
V
= +1
0
61
95-
038
Figure 40. No Output Phase Reversal
Figure 38. Supply Current vs. Temperature
background image
AD8665/AD8666/AD8668
Rev. A | Page 12 of 16
OUTLINE DIMENSIONS
4.50
4.40
4.30
14
8
7
1
6.40
BSC
PIN 1
5.10
5.00
4.90
0.65
BSC
SEATING
PLANE
0.15
0.05
0.30
0.19
1.20
MAX
1.05
1.00
0.80
0.20
0.09
8
0
0.75
0.60
0.45
COPLANARITY
0.10
COMPLIANT TO JEDEC STANDARDS MO-153-AB-1
0.25 (0.0098)
0.17 (0.0067)
1.27 (0.0500)
0.40 (0.0157)
0.50 (0.0196)
0.25 (0.0099)
45
8
0
1.75 (0.0688)
1.35 (0.0532)
SEATING
PLANE
0.25 (0.0098)
0.10 (0.0040)
4
1
8
5
5.00 (0.1968)
4.80 (0.1890)
4.00 (0.1574)
3.80 (0.1497)
1.27 (0.0500)
BSC
6.20 (0.2440)
5.80 (0.2284)
0.51 (0.0201)
0.31 (0.0122)
COPLANARITY
0.10
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
COMPLIANT TO JEDEC STANDARDS MS-012-AA
Figure 41. 8-Lead Standard Small Outline Package [SOIC_N]
Narrow Body
(R-8)
Dimensions shown in millimeters and (inches)
Figure 43. 14-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-14)
Dimensions shown in millimeters
COMPLIANT TO JEDEC STANDARDS MO-187-AA
0.80
0.60
0.40
8
0
4
8
1
5
PIN 1
0.65 BSC
SEATING
PLANE
0.38
0.22
1.10 MAX
3.20
3.00
2.80
COPLANARITY
0.10
0.23
0.08
3.20
3.00
2.80
5.15
4.90
4.65
0.15
0.00
0.95
0.85
0.75
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
COMPLIANT TO JEDEC STANDARDS MS-012-AB
COPLANARITY
0.10
14
8
7
1
6.20 (0.2441)
5.80 (0.2283)
4.00 (0.1575)
3.80 (0.1496)
8.75 (0.3445)
8.55 (0.3366)
1.27 (0.0500)
BSC
SEATING
PLANE
0.25 (0.0098)
0.10 (0.0039)
0.51 (0.0201)
0.31 (0.0122)
1.75 (0.0689)
1.35 (0.0531)
8
0
0.50 (0.0197)
0.25 (0.0098)
1.27 (0.0500)
0.40 (0.0157)
0.25 (0.0098)
0.17 (0.0067)
45
Figure 42. 8-Lead Mini Small Outline Package [MSOP]
(RM-8)
Dimensions shown in millimeters
Figure 44. 14-Lead Standard Small Outline Package [SOIC_N]
Narrow Body
(R-14)
Dimensions shown in millimeters and (inches)
background image
AD8665/AD8666/AD8668
Rev. A | Page 13 of 16
PIN 1
1.60 BSC
2.80 BSC
1.90
BSC
0.95 BSC
5
1
2
3
4
0.22
0.08
10
5
0
0.50
0.30
0.15 MAX
SEATING
PLANE
1.45 MAX
1.30
1.15
0.90
2.90 BSC
0.60
0.45
0.30
COMPLIANT TO JEDEC STANDARDS MO-178-AA
Figure 45. 5-Lead Small Outline Transistor Package [SOT-23]
(RJ-5)
Dimensions shown in millimeters
ORDERING GUIDE
Model
Temperature Range
Package Description
Package Option
Branding
AD8665ARZ
-40C to +125C
8-Lead SOIC_N
R-8
1
AD8665ARZ-REEL
-40C to +125C
8-Lead SOIC_N
R-8
1
AD8665ARZ-REEL7
-40C to +125C
8-Lead SOIC_N
R-8
1
AD8665ARJZ-R2
-40C to +125C
5-Lead SOT-23
RJ-5
A1B
1
AD8665ARJZ-REEL
-40C to +125C
5-Lead SOT-23
RJ-5
A1B
1
AD8665ARJZ-REEL7
-40C to +125C
5-Lead SOT-23
RJ-5
A1B
1
AD8666ARZ
-40C to +125C
8-Lead SOIC_N
R-8
1
AD8666ARZ-REEL
-40C to +125C
8-Lead SOIC_N
R-8
1
AD8666ARZ-REEL7
-40C to +125C
8-Lead SOIC_N
R-8
1
AD8666ARMZ-R2
-40C to +125C
8-Lead MSOP
RM-8
A16
1
AD8666ARMZ-REEL
-40C to +125C
8-Lead MSOP
RM-8
A16
1
AD8668ARZ
-40C to +125C
14-Lead SOIC_N
R-14
1
AD8668ARZ-REEL
-40C to +125C
14-Lead SOIC_N
R-14
1
AD8668ARZ-REEL7
-40C to +125C
14-Lead SOIC_N
R-14
1
AD8668ARUZ
-40C to +125C
14-Lead TSSOP
RU-14
1
AD8668ARUZ-REEL
-40C to +125C
14-Lead TSSOP
RU-14
1
1
Z = Pb-free part.
background image
AD8665/AD8666/AD8668
Rev. A | Page 14 of 16
NOTES
background image
AD8665/AD8666/AD8668
Rev. A | Page 15 of 16
NOTES
background image
AD8665/AD8666/AD8668
Rev. A | Page 16 of 16
NOTES
2006 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D06195-0-10/06(A)

Document Outline